

THE DATASHEET OF FPGA

<u>+00852-56412601</u> <u>(\$\square\$ +00852-56412601</u>

Ounit B, 13/F, Shing Lee Commercial Building No.8 Wing Kut Street, Central HK



Cyclone V Device Datasheet



ID: **683801**

CV-51002 Version: 2019.11.27



Contents

clone V Device Datasheet	3
Electrical Characteristics	4
Operating Conditions	
Switching Characteristics	24
Transceiver Performance Specifications	25
Core Performance Specifications	40
Periphery Performance	45
HPS Specifications	51
Configuration Specifications	67
POR Specifications	68
FPGA JTAG Configuration Timing	68
FPP Configuration Timing	69
Active Serial (AS) Configuration Timing	73
DCLK Frequency Specification in the AS Configuration Scheme	75
Passive Serial (PS) Configuration Timing	75
Initialization	
Configuration Files	
Minimum Configuration Time Estimation	
Remote System Upgrades	
User Watchdog Internal Oscillator Frequency Specifications	
I/O Timing	
Programmable IOE Delay	
Programmable Output Buffer Delay	
Glossary	
Document Revision History for Cyclone V Device Datasheet	89





Cyclone V Device Datasheet

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Cyclone® V devices.

Cyclone V devices are offered in commercial and industrial grades. Commercial devices are offered in -C6 (fastest), -C7, and -C8 speed grades. Industrial grade devices are offered in the -I7 speed grade. Automotive devices are offered in the -A7 speed grade.

Cyclone V SoC devices are also offered in a low-power variant, as indicated by the L power option in the device part number. These devices have 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE. Note that the L power option devices are only available in –I7 speed grade, and have the equivalent operating conditions and timing specifications as the standard –I7 speed grade devices.

Table 1. Low Power Variants

Density	Ordering Part Number (OPN)	Static Power Reduction
25K LE	5CSEBA2U19I7LN	30%
	5CSEBA2U23I7LN	
	5CSXFC2C6U23I7LN	
40K LE	5CSEBA4U19I7LN	
	5CSEBA4U23I7LN	
	5CSXFC4C6U23I7LN	
85K LE	5CSEBA5U19I7LN	20%
	5CSEBA5U23I7LN	
	5CSXC5C6U23I7LN	
		continued



Density	Ordering Part Number (OPN)	Static Power Reduction
110K LE	5CSEBA6U19I7LN	
	5CSEBA6U23I7LN	
	5CSXFC6C6U23I7LN	

To estimate total power consumption for a low-power device, listed in Table 1 on page 3:

- 1. Multiply the Total Static Power reported by the Early Power Estimator (EPE) by the appropriate scale factor:
 - For 25K LE and 40K LE devices, use 0.7
 - For 85K LE and 110K LE devices, use 0.8
- 2. Add the result from Step 1 on page 4 to the Total Dynamic Power reported by the EPE.

Related Information

Cyclone V Device Overview

Provides more information about the densities and packages of devices in the Cyclone V family.

Electrical Characteristics

The following sections describe the operating conditions and power consumption of Cyclone V devices.

Operating Conditions

Cyclone V devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Cyclone V devices, you must consider the operating requirements described in this section.

Absolute Maximum Ratings

This section defines the maximum operating conditions for Cyclone V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.

Caution:

Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.





Table 2. Absolute Maximum Ratings for Cyclone V Devices

Symbol	Description	Minimum	Maximum	Unit
V _{CC}	Core voltage and periphery circuitry power supply	-0.5	1.43	V
V _{CCPGM}	Configuration pins power supply	-0.5	3.90	V
V _{CC_AUX}	Auxiliary supply	-0.5	3.25	V
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-0.5	3.90	V
V _{CCPD}	I/O pre-driver power supply	-0.5	3.90	V
V _{CCIO}	I/O power supply	-0.5	3.90	V
V _{CCA_FPLL}	Phase-locked loop (PLL) analog power supply	-0.5	3.25	V
V _{CCH_GXB}	Transceiver high voltage power	-0.5	3.25	V
V _{CCE_GXB}	Transceiver power	-0.5	1.50	V
V _{CCL_GXB}	Transceiver clock network power	-0.5	1.50	V
V _I	DC input voltage	-0.5	3.80	V
V _{CC_HPS}	HPS core voltage and periphery circuitry power supply	-0.5	1.43	V
V _{CCPD_HPS}	HPS I/O pre-driver power supply	-0.5	3.90	V
V _{CCIO_HPS}	HPS I/O power supply	-0.5	3.90	V
V _{CCRSTCLK_HPS}	HPS reset and clock input pins power supply	-0.5	3.90	V
V _{CCPLL_HPS}	HPS PLL analog power supply	-0.5	3.25	V
V _{CC_AUX_SHARED} ⁽¹⁾	HPS auxiliary power supply	-0.5	3.25	V
I _{OUT}	DC output current per pin	-25	40	mA
Т	Operating junction temperature	-55	125	°C
T _{STG}	Storage temperature (no bias)	-65	150	°C

⁽¹⁾ V_{CC_AUX_SHARED} must be powered by the same source as V_{CC_AUX} for Cyclone V SX C5, C6, D5, and D6 devices, and Cyclone V SE A5 and A6 devices.





Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.00 V can only be at 4.00 V for $\sim 15\%$ over the lifetime of the device; for a device lifetime of 10 years, this amounts to 1.5 years.

Table 3. Maximum Allowed Overshoot During Transitions for Cyclone V Devices

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.


Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
Vi (AC)	AC input voltage	3.8	100	%
		3.85	68	%
		3.9	45	%
		3.95	28	%
		4	15	%
		4.05	13	%
		4.1	11	%
		4.15	9	%
		4.2	8	%
		4.25	7	%
		4.3	5.4	%
		4.35	3.2	%
		4.4	1.9	%
		4.45	1.1	%
	·		•	continued



Symbol	Description	Condition (V) Overshoot Duration as % of High Time		Unit
		4.5	0.6	%
		4.55	0.4	%
		4.6	0.2	%

For an overshoot of 3.8 V, the percentage of high time for the overshoot can be as high as 100% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) \times 100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal.

Figure 1. Cyclone V Devices Overshoot Duration



Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters for Cyclone V devices.



Recommended Operating Conditions

Table 4. Recommended Operating Conditions for Cyclone V Devices

This table lists the steady-state voltage values expected from Cyclone V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Symbol	Description	Condition	Minimum ⁽²⁾	Typical	Maximum ⁽²⁾	Unit
V_{CC}	Core voltage, periphery circuitry power supply, transceiver physical coding sublayer (PCS) power supply, and transceiver PCI Express*	Devices without internal scrubbing feature	1.07	1.1	1.13	V
	(PCIe*) hard IP digital power supply	Devices with internal scrubbing feature (with SC suffix) (3)	1.12	1.15	1.18	V
V _{CC_AUX}	Auxiliary supply	_	2.375	2.5	2.625	V
V _{CCPD} ⁽⁴⁾	I/O pre-driver power supply	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
V _{CCIO}	I/O buffers power supply	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	1.283	1.35	1.418	V
		1.25 V	1.19	1.25	1.31	V
		1.2 V	1.14	1.2	1.26	V
					•	continued

⁽²⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽³⁾ The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Intel sales representatives.

⁽⁴⁾ V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, 1.35, 1.25, or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V. V_{CCPD} must be 3.3 V when V_{CCIO} is 3.3 V.



Symbol	Description	Condition	Minimum ⁽²⁾	Typical	Maximum ⁽²⁾	Unit
V _{CCPGM}	Configuration pins power supply	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
V _{CCA_FPLL} ⁽⁵⁾	PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V
V _{CCBAT} ⁽⁶⁾	Battery back-up power supply (For design security volatile key register)	_	1.2	_	3.0	V
V _I	DC input voltage	_	-0.5	_	3.6	V
Vo	Output voltage	_	0	_	V _{CCIO}	V
Tı	Operating junction temperature	Commercial	0	_	85	°C
		Industrial	-40	_	100	°C
		Automotive	-40	_	125	°C
t _{RAMP} ⁽⁷⁾	Power supply ramp time	Standard POR	200µs	_	100ms	_
		Fast POR	200µs	_	4ms	_

⁽²⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽⁵⁾ PLL digital voltage is regulated from V_{CCA FPLL}.

⁽⁶⁾ If you do not use the design security feature in Cyclone V devices, connect V_{CCBAT} to a 1.5-V, 2.5-V, or 3.0-V power supply. Cyclone V power-on reset (POR) circuitry monitors V_{CCBAT} . Cyclone V devices do not exit POR if V_{CCBAT} is not powered up.

This is also applicable to HPS power supply. For HPS power supply, refer to t_{RAMP} specifications for standard POR when HPS_PORSEL = 0 and t_{RAMP} specifications for fast POR when HPS PORSEL = 1.



Transceiver Power Supply Operating Conditions

Table 5. Transceiver Power Supply Operating Conditions for Cyclone V GX, GT, SX, and ST Devices

Symbol	Description	Minimum ⁽⁸⁾	Typical	Maximum ⁽⁸⁾	Unit
V _{CCH_GXBL}	Transceiver high voltage power (left side)	2.375	2.5	2.625	V
V _{CCE_GXBL} (9)(10)	Transmitter and receiver power (left side)	1.07/1.17	1.1/1.2	1.13/1.23	V
V _{CCL_GXBL} ⁽⁹⁾⁽¹⁰⁾	Clock network power (left side)	1.07/1.17	1.1/1.2	1.13/1.23	V

Related Information

• PCIe Supported Configurations and Placement Guidelines

Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices which require full compliance to the PCIe Gen2 transmit jitter specification.

• 6.144-Gbps Support Capability in Cyclone V GT Devices

Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps.

⁽¹⁰⁾ Intel recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144Gbps (Cyclone V GT and ST devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.



⁽⁸⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽⁹⁾ Intel recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.



HPS Power Supply Operating Conditions

Table 6. HPS Power Supply Operating Conditions for Cyclone V SX and ST Devices

This table lists the steady-state voltage and current values expected from Cyclone V system-on-a-chip (SoC) devices with Arm*-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to the *Recommended Operating Conditions for Cyclone V Devices* table for the steady-state voltage values expected from the FPGA portion of the Cyclone V SoC devices.

Symbol	Description	Condition	Minimum ⁽¹¹⁾	Typical	Maximum ⁽¹¹⁾	Unit
V _{CC_HPS}	HPS core voltage and periphery circuitry power supply	-	1.07	1.1	1.13	V
V _{CCPD_HPS} (12)	HPS I/O pre-driver power supply	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
V _{CCIO_HPS}	HPS I/O buffers power supply	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V ⁽¹³⁾	1.283	1.35	1.418	V
		1.2 V	1.14	1.2	1.26	V
V _{CCRSTCLK_HPS}	HPS reset and clock input pins power supply	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
					,	continued

⁽¹¹⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

 $^{^{(13)}}$ $\,V_{CCIO_HPS}$ 1.35 V is supported for HPS row I/O bank only.



 $^{^{(12)}}$ V_{CCPD_HPS} must be 2.5 V when V_{CCIO_HPS} is 2.5, 1.8, 1.5, or 1.2 V. V_{CCPD_HPS} must be 3.0 V when V_{CCIO_HPS} is 3.0 V. V_{CCPD_HPS} must be 3.3 V when V_{CCIO_HPS} is 3.3 V.



Symbol	Description	Condition	Minimum ⁽¹¹⁾	Typical	Maximum ⁽¹¹⁾	Unit
		1.8 V	1.71	1.8	1.89	V
V _{CCPLL_HPS}	HPS PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V
V _{CC_AUX_SHARED} (14)	HPS auxiliary power supply	_	2.375	2.5	2.625	V

Related Information

Recommended Operating Conditions on page 8

Provides the steady-state voltage values for the FPGA portion of the device.

DC Characteristics

Supply Current and Power Consumption

Intel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Intel[®] Quartus[®] Prime Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the resources you use.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

Related Information

- Early Power Estimator User Guide
 Provides more information about power estimation tools.
- Power Analysis chapter, Intel Quartus Prime Handbook
 Provides more information about power estimation tools.

⁽¹⁴⁾ V_{CC_AUX_SHARED} must be powered by the same source as V_{CC_AUX} for Cyclone V SX C5, C6, D5, and D6 devices, and Cyclone V SE A5 and A6 devices.



⁽¹¹⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



I/O Pin Leakage Current

Table 7. I/O Pin Leakage Current for Cyclone V Devices

Symbol	Description	Condition	Min	Тур	Max	Unit
II	Input pin	$V_{\rm I} = 0 \text{ V to V}_{\rm CCIOMAX}$	-30		30	μΑ
I _{OZ}	Tri-stated I/O pin	V _O = 0 V to V _{CCIOMAX}	-30	_	30	μΑ

Bus Hold Specifications

Table 8. Bus Hold Parameters for Cyclone V Devices

The bus-hold trip points are based on calculated input voltages from the JEDEC* standard.

Parameter	Symbol	Condition						V _{CCIO}) (V)						Unit
			1.	.2	1.	.5	1.	8	2.	.5	3.	.0	3.	.3	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	I _{SUSL}	V _{IN} > V _{IL} (max)	8	_	12	_	30	_	50	_	70	_	70	_	μА
Bus-hold, high, sustaining current	I _{SUSH}	V _{IN} < V _{IH} (min)	-8	_	-12	_	-30	_	-50	_	-70	_	-70	_	μА
Bus-hold, low, overdrive current	I _{ODL}	0 V < V _{IN} < V _{CCIO}	_	125	_	175	_	200	_	300	_	500	_	500	μA
Bus-hold, high, overdrive current	I _{ODH}	0 V <v<sub>IN <v<sub>CCIO</v<sub></v<sub>	_	-125	_	-175	_	-200	_	-300	_	-500	_	-500	μА
Bus-hold trip point	V _{TRIP}	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

OCT Calibration Accuracy Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.



Table 9. OCT Calibration Accuracy Specifications for Cyclone V Devices

Calibration accuracy for the calibrated on-chip series termination (R_S OCT) and on-chip parallel termination (R_T OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Symbol	Description	Condition (V)	Ca	alibration Accura	су	Unit
			-C6	-I7, -C7	-C8, -A7	
25-Ω R _S	Internal series termination with calibration (25- Ω setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%
50-Ω R _S	Internal series termination with calibration (50- Ω setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%
34- Ω and 40- Ω R _S	Internal series termination with calibration (34- Ω and 40- Ω setting)	V _{CCIO} = 1.5, 1.35, 1.25, 1.2	±15	±15	±15	%
48-Ω, 60-Ω, and 80-Ω R _S	Internal series termination with calibration (48- Ω , 60- Ω , and 80- Ω setting)	V _{CCIO} = 1.2	±15	±15	±15	%
50-Ω R _T	Internal parallel termination with calibration (50- Ω setting)	V _{CCIO} = 2.5, 1.8, 1.5, 1.2	-10 to +40	-10 to +40	-10 to +40	%
20-Ω, 30-Ω, 40-Ω,60-Ω, and 120-Ω R_T	Internal parallel termination with calibration (20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω setting)	V _{CCIO} = 1.5, 1.35, 1.25	-10 to +40	-10 to +40	-10 to +40	%
60- Ω and 120- Ω R _T	Internal parallel termination with calibration (60- Ω and 120- Ω setting)	V _{CCIO} = 1.2	-10 to +40	-10 to +40	-10 to +40	%
25-Ω R _{S_left_shift}	Internal left shift series termination with calibration (25- Ω R _{S_left_shift} setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%



OCT Without Calibration Resistance Tolerance Specifications

Table 10. OCT Without Calibration Resistance Tolerance Specifications for Cyclone V Devices

This table lists the Cyclone V OCT without calibration resistance tolerance to PVT changes.

Symbol	Description	Condition (V)	Re	sistance Tolerar	nce	Unit
			-C6	-I7, -C7	-C8, -A7	
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 3.0, 2.5	±30	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 1.8, 1.5	±30	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 1.2	±35	±50	±50	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 3.0, 2.5	±30	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 1.8, 1.5	±30	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 1.2	±35	±50	±50	%
100-Ω R _D	Internal differential termination (100- Ω setting)	V _{CCIO} = 2.5	±25	±40	±40	%

Figure 2. Equation for OCT Variation Without Recalibration

$$R_{OCT} = R_{SCAL} \left(1 + \left| \frac{dR}{dT} \times \Delta T \right| \pm \left| \frac{dR}{dV} \times \Delta V \right| \right)$$

The definitions for the equation are as follows:

- The R_{OCT} value calculated shows the range of OCT resistance with the variation of temperature and V_{CCIO}.
- R_{SCAL} is the OCT resistance value at power-up.
- $\bullet\quad \Delta T$ is the variation of temperature with respect to the temperature at power up.



- ΔV is the variation of voltage with respect to the V_{CCIO} at power up.
- dR/dT is the percentage change of R_{SCAL} with temperature.
- \bullet dR/dV is the percentage change of R_{SCAL} with voltage.

OCT Variation after Power-Up Calibration

Table 11. OCT Variation after Power-Up Calibration for Cyclone V Devices

This table lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a V_{CCIO} range of $\pm 5\%$ and a temperature range of 0°C to 85°C .

Symbol	Description	V _{CCIO} (V)	Value	Unit
dR/dV	OCT variation with voltage without recalibration	3.0	0.100	%/mV
		2.5	0.100	
		1.8	0.100	
		1.5	0.100	
		1.35	0.150	
		1.25	0.150	
		1.2	0.150	
dR/dT	OCT variation with temperature without recalibration	3.0	0.189	%/°C
		2.5	0.208	
		1.8	0.266	
		1.5	0.273	
		1.35	0.200	
		1.25	0.200	
		1.2	0.317	



Pin Capacitance

Table 12. Pin Capacitance for Cyclone V Devices

Symbol	Description	Maximum	Unit
C _{IOTB}	Input capacitance on top and bottom I/O pins	6	pF
C _{IOLR}	Input capacitance on left and right I/O pins	6	pF
C _{OUTFB}	Input capacitance on dual-purpose clock output and feedback pins	6	pF

Hot Socketing

Table 13. Hot Socketing Specifications for Cyclone V Devices

Symbol	Description	Maximum	Unit
I _{IOPIN (DC)}	DC current per I/O pin	300	μА
I _{IOPIN (AC)}	AC current per I/O pin	8 ⁽¹⁵⁾	mA
I _{XCVR-TX} (DC)	DC current per transceiver transmitter (TX) pin	100	mA
I _{XCVR-RX (DC)}	DC current per transceiver receiver (RX) pin	50	mA

Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

⁽¹⁵⁾ The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.



Table 14. Internal Weak Pull-Up Resistor Values for Cyclone V Devices

Symbol	Description	Condition (V) ⁽¹⁶⁾	Value ⁽¹⁷⁾	Unit
R _{PU}	Value of the I/O pin pull-up resistor before and during configuration, as well	V _{CCIO} = 3.3 ±5%	25	kΩ
	as user mode if you have enabled the programmable pull-up resistor option.	V _{CCIO} = 3.0 ±5%	25	kΩ
		V _{CCIO} = 2.5 ±5%	25	kΩ
		V _{CCIO} = 1.8 ±5%	25	kΩ
		V _{CCIO} = 1.5 ±5%	25	kΩ
		V _{CCIO} = 1.35 ±5%	25	kΩ
		V _{CCIO} = 1.25 ±5%	25	kΩ
		V _{CCIO} = 1.2 ±5%	25	kΩ

Related Information

Cyclone V Device Family Pin Connection Guidelines

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.

I/O Standard Specifications

Tables in this section list the input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Cyclone V devices.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.



 $^{^{(16)}}$ Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .

 $^{^{(17)}}$ Valid with $\pm 10\%$ tolerances to cover changes over PVT.



Single-Ended I/O Standards

Table 15. Single-Ended I/O Standards for Cyclone V Devices

I/O Standard		V _{CCIO} (V)		\	/ _{IL} (V)	V _{IH}	(V)	V _{OL} (V)	V _{OH} (V)	I _{OL} (18)	I _{OH} ⁽¹⁸⁾
	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	(mA)
3.3-V LVTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V _{CCIO} - 0.2	2	-2
3.0-V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V _{CCIO} - 0.2	0.1	-0.1
3.0-V PCI*	2.85	3	3.15	_	0.3 × V _{CCIO}	0.5 × V _{CCIO}	V _{CCIO} + 0.3	0.1 × V _{CCIO}	0.9 × V _{CCIO}	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	_	0.35 × V _{CCIO}	0.5 × V _{CCIO}	V _{CCIO} + 0.3	0.1 × V _{CCIO}	0.9 × V _{CCIO}	1.5	-0.5
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.45	V _{CCIO} - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2

Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Table 16. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Cyclone V Devices

I/O Standard	V _{CCIO} (V)			V _{REF} (V)				V _{ττ} (V)		
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
		'							continued	

To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.





I/O Standard		V _{CCIO} (V)			V _{REF} (V)			V _{TT} (V)	
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}
SSTL-135 Class I, II	1.283	1.35	1.418	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}
SSTL-125 Class I, II	1.19	1.25	1.26	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V _{CCIO} /2	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V _{CCIO} /2	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 × V _{CCIO}	0.5 × V _{CCIO}	0.53 × V _{CCIO}	_	V _{CCIO} /2	_
HSUL-12	1.14	1.2	1.3	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	-	_	_

Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

Table 17. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Cyclone V Devices

I/O Standard	VIL	(DC) (V)	V _{IH(DC}	c) (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)	I _{OL} ⁽¹⁹⁾	I _{OH} ⁽¹⁹⁾
	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	(mA)
SSTL-2 Class I	-0.3	V _{REF} - 0.15	V _{REF} + 0.15	V _{CCIO} + 0.3	V _{REF} - 0.31	V _{REF} + 0.31	V _{TT} - 0.608	V _{TT} + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V _{REF} - 0.15	V _{REF} + 0.15	V _{CCIO} + 0.3	V _{REF} - 0.31	V _{REF} + 0.31	V _{TT} - 0.81	V _{TT} + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} - 0.25	V _{REF} + 0.25	V _{TT} - 0.603	V _{TT} + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} - 0.25	V _{REF} + 0.25	0.28	V _{CCIO} - 0.28	13.4	-13.4
		<u> </u>							co	ntinued

To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.





I/O Standard	V _{IL}	_(DC) (V)	V _{IH(DO}	c) (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)	I _{OL} ⁽¹⁹⁾	I _{OH} ⁽¹⁹⁾
	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	(mA)
SSTL-15 Class I	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.175	V _{REF} + 0.175	0.2 × V _{CCIO}	0.8 × V _{CCIO}	8	-8
SSTL-15 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.175	V _{REF} + 0.175	0.2 × V _{CCIO}	0.8 × V _{CCIO}	16	-16
SSTL-135	_	V _{REF} - 0.09	V _{REF} + 0.09	_	V _{REF} - 0.16	V _{REF} + 0.16	0.2 × V _{CCIO}	0.8 × V _{CCIO}	_	_
SSTL-125	_	V _{REF} - 0.85	V _{REF} + 0.85	-	V _{REF} - 0.15	V _{REF} + 0.15	0.2 × V _{CCIO}	0.8 × V _{CCIO}	_	_
HSTL-18 Class I	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	8	-8
HSTL-18 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	16	-16
HSTL-15 Class I	-	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	8	-8
HSTL-15 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} - 0.15	V _{REF} + 0.15	0.25 × V _{CCIO}	0.75 × V _{CCIO}	8	-8
HSTL-12 Class II	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} - 0.15	V _{REF} + 0.15	0.25 × V _{CCIO}	0.75 × V _{CCIO}	16	-16
HSUL-12	1	V _{REF} - 0.13	V _{REF} + 0.13	_	V _{REF} - 0.22	V _{REF} + 0.22	0.1 × V _{CCIO}	0.9 × V _{CCIO}	_	_

To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.





Differential SSTL I/O Standards

Table 18. Differential SSTL I/O Standards for Cyclone V Devices

I/O Standard		V _{CCIO} (V)		V _{SWI}	NG(DC) (V)		V _{X(AC)} (V)		V _{SWING}	(AC) (V)
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	V _{CCIO} + 0.6	V _{CCIO} /2 - 0.2	_	V _{CCIO} /2 + 0.2	0.62	V _{CCIO} + 0.6
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V _{CCIO} + 0.6	V _{CCIO} /2 - 0.175	_	V _{CCIO} /2 + 0.175	0.5	V _{CCIO} + 0.6
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(20)	V _{CCIO} /2 - 0.15	_	V _{CCIO} /2 + 0.15	2(V _{IH(AC)} – V _{REF})	2(V _{IL(AC)} - V _{REF})
SSTL-135	1.283	1.35	1.45	0.18	(20)	V _{CCIO} /2 - 0.15	V _{CCIO} /2	V _{CCIO} /2 + 0.15	2(V _{IH(AC)} - V _{REF})	2(V _{IL(AC)} - V _{REF})
SSTL-125	1.19	1.25	1.31	0.18	(20)	V _{CCIO} /2 - 0.15	V _{CCIO} /2	V _{CCIO} /2 + 0.15	2(V _{IH(AC)} – V _{REF})	2(V _{IL(AC)} - V _{REF})

Differential HSTL and HSUL I/O Standards

Table 19. Differential HSTL and HSUL I/O Standards for Cyclone V Devices

I/O Standard	١	V _{CCIO} (V)		V _{DII}	F(DC) (V)		V _{X(AC)} (V)			V _{CM(DC)} (V)		V _{DIF(}	_{AC)} (V)
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.78	-	1.12	0.78	1	1.12	0.4	-
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.68	_	0.9	0.68	_	0.9	0.4	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO} + 0.3	_	0.5 × V _{CCIO}	_	0.4 × V _{CCIO}	0.5 × V _{CCIO}	0.6 × V _{CCIO}	0.3	V _{CCIO} + 0.48
HSUL-12	1.14	1.2	1.3	0.26	0.26	0.5 × V _{CCIO} - 0.12	0.5 × V _{CCIO}	0.5 × V _{CCIO} + 0.12	0.4 × V _{CCIO}	0.5 × V _{CCIO}	0.6 × V _{CCIO}	0.44	0.44

The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits ($V_{IH(DC)}$ and $V_{IL(DC)}$).





Differential I/O Standard Specifications

Table 20. Differential I/O Standard Specifications for Cyclone V Devices

Differential inputs are powered by V_{CCPD} which requires 2.5 V.

I/O Standard	,	V _{CCIO} (V)			$V_{\text{ID}} (\text{mV})^{(21)}$			$V_{ICM(DC)}$ (V)		V	OD (V)(22	2)	Voc	_M (V) ⁽²²⁾	(23)
	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
PCML	Transm	itter, rece			ence clock pins fications, refer									nd referen	ce clock
2.5 V LVDS ⁽²⁴⁾	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.05	D _{MAX} ≤ 700 Mbps	1.80	0.247	_	0.6	1.125	1.25	1.375
							1.05	D _{MAX} > 700 Mbps	1.55						
BLVDS ⁽²⁵⁾⁽²⁶⁾	2.375	2.5	2.625	100	-	_	_	_	_	_	_	_	_	_	_
RSDS (HIO) ⁽²⁷⁾	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.25	_	1.45	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO)	2.375	2.5	2.625	200	_	600	0.300	_	1.425	0.25	_	0.6	1	1.2	1.4
	1		1				1	'				1		cont	nued

 $^{^{(21)}}$ The minimum V_{ID} value is applicable over the entire common mode range, $V_{\text{CM}}.$

- (27) For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.
- (28) For optimized mini-LVDS receiver performance, the receiver voltage input range must be within 0.300 V to 1.425 V.



⁽²²⁾ R_L range: $90 \le R_L \le 110 \Omega$.

⁽²³⁾ This applies to default pre-emphasis setting only.

⁽²⁴⁾ For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rate above 700 Mbps and 0.00 V to 1.85 V for data rate below 700 Mbps.

⁽²⁵⁾ There are no fixed V_{ICM} , V_{OD} , and V_{OCM} specifications for BLVDS. They depend on the system topology.

⁽²⁶⁾ For more information about BLVDS interface support in Intel devices, refer to AN522: Implementing Bus LVDS Interface in Supported Intel Device Families.



I/O Standard	,	V _{CCIO} (V)			V _{ID} (mV) ⁽²¹⁾			V _{ICM(DC)} (V)		V	OD (V)(22	!)	Voc	_M (V) ⁽²²⁾	(23)
	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
LVPECL ⁽²⁹⁾	_	_	_	300	-	_	0.60	D _{MAX} ≤ 700 Mbps	1.80	_	_	_	_	_	_
							1.00	D _{MAX} > 700 Mbps	1.60						
SLVS	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.05	_	1.80	_	_	_	_	_	_
Sub-LVDS	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.05	_	1.80	_	_	_	_	_	_
HiSpi	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.05	_	1.80	_	_	_	_	_	_

Related Information

- AN522: Implementing Bus LVDS Interface in Supported Intel Device Families
 Provides more information about BLVDS interface support in Intel devices.
- Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices on page 25 Provides the specifications for transmitter, receiver, and reference clock I/O pin.

Switching Characteristics

This section provides performance characteristics of Cyclone V core and periphery blocks.



 $^{^{(21)}\,}$ The minimum V_{ID} value is applicable over the entire common mode range, $V_{CM}.$

 $^{^{(22)}}$ R_L range: $90 \le R_L \le 110~\Omega.$

⁽²³⁾ This applies to default pre-emphasis setting only.

⁽²⁹⁾ For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.



Transceiver Performance Specifications

Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices

Table 21. Reference Clock Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiv	er Speed G	rade 5 ⁽³⁰⁾	Transce	iver Speed	Grade 6	Transce	iver Speed	Grade 7	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Supported I/O standards		1.2	V PCML, 1.	5 V PCML, 2.	5 V PCML, [Differential L	VPECL ⁽³¹⁾ , H	CSL, and LV	DS		
Input frequency from REFCLK input pins ⁽³²⁾	_	27	_	550	27	_	550	27	_	550	MHz
Rise time	Measure at ±60 mV of differential signal ⁽³³⁾	_	_	400	_	_	400	_	_	400	ps
Fall time	Measure at ±60 mV of differential signal ⁽³³⁾	_	_	400	_	_	400	_	_	400	ps
Duty cycle	_	45	_	55	45	_	55	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	2000	200	_	2000	200	_	2000	mV
Spread-spectrum modulating clock frequency	PCIe	30	_	33	30	_	33	30	_	33	kHz
Spread-spectrum downspread	PCIe	_	0 to - 0.5%	_	_	0 to - 0.5%	_	_	0 to - 0.5%	_	_
On-chip termination resistors	_	_	100	_	_	100	_	_	100	_	Ω
	•	•				•				col	ntinued

⁽³⁰⁾ Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.

⁽³³⁾ REFCLK performance requires to meet transmitter REFCLK phase noise specification.



⁽³¹⁾ Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

⁽³²⁾ The reference clock frequency must be \geq 307.2 MHz to be fully compliance to CPRI transmit jitter specification at 6.144 Gbps. For more information about CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.



Symbol/Description	Condition	Transceiv	er Speed G	rade 5 ⁽³⁰⁾	Transce	iver Speed	Grade 6	Transce	iver Speed	Grade 7	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
V _{ICM} (AC coupled)	_	V _{CCE} _	_{GXBL} supply ⁽	34)(35)	Vo	CCE_GXBL supp	oly	Vo	CCE_GXBL supp	V	
V _{ICM} (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	_	550	250	_	550	250	_	550	mV
Transmitter REFCLK phase	10 Hz	_	_	-50	_	_	-50	_	_	-50	dBc/Hz
noise ⁽³⁶⁾	100 Hz	_	_	-80	_	_	-80	_	-	-80	dBc/Hz
	1 KHz	_	_	-110	_	_	-110	_	_	-110	dBc/Hz
	10 KHz	_	_	-120	_	_	-120	_	_	-120	dBc/Hz
	100 KHz	_	_	-120	_	_	-120	_	-	-120	dBc/Hz
	≥1 MHz	_	_	-130	_	_	-130	_	_	-130	dBc/Hz
R _{REF}	_	_	2000 ±1%	_	_	2000 ±1%	_	_	2000 ±1%	_	Ω

⁽³⁰⁾ Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.

⁽³⁴⁾ Intel recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

Intel recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT and ST devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

⁽³⁶⁾ The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER) 10^{-12} .



Table 22. Transceiver Clocks Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiv	er Speed G	rade 5 ⁽³⁰⁾	Transce	iver Speed	Grade 6	Transce	iver Speed	Grade 7	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	_	125	_	MHz
Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency	_	75	_	100/125 ⁽³	75	_	100/125 ⁽ 37)	75	_	100/125 ⁽³	MHz

Table 23. Receiver Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiv	er Speed G	irade 5 ⁽³⁰⁾	Transce	iver Speed	Grade 6	Transce	iver Speed	Grade 7	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Supported I/O standards		'		1.5 V PCM	IL, 2.5 V PC	ML, LVPECL,	and LVDS				
Data rate ⁽³⁸⁾	_	614	_	5000/614 4 ⁽³⁵⁾	614	_	3125	614	_	2500	Mbps
Absolute V _{MAX} for a receiver pin ⁽³⁹⁾	_	_	_	1.2	_	_	1.2	_	_	1.2	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) before device configuration	_	_	_	1.6	_	_	1.6	_	_	1.6	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) after device configuration	_	_	_	2.2	_	_	2.2	_	_	2.2	V
			1			1	1			co	ntinued

⁽³⁷⁾ The maximum supported clock frequency is 100 MHz if the PCIe hard IP block is enabled or 125 MHz if the PCIe hard IP block is not enabled.

⁽³⁸⁾ To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

⁽³⁹⁾ The device cannot tolerate prolonged operation at this absolute maximum.



Symbol/Description	Condition	Transceiv	er Speed G	rade 5 ⁽³⁰⁾	Transce	iver Speed	Grade 6	Transce	iver Speed	Grade 7	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Minimum differential eye opening at the receiver serial input pins ⁽⁴⁰⁾	-	110	_	_	110	_	_	110	_	_	mV
Differential on-chip	85-Ω setting	_	85	-	-	85	_	_	85	_	Ω
termination resistors	100-Ω setting	_	100	_	-	100	_	_	100	_	Ω
	120-Ω setting	_	120	_	-	120	_	_	120	_	Ω
	150-Ω setting	_	150	_	-	150	_	_	150	_	Ω
V _{ICM} (AC coupled)	2.5 V PCML, LVPECL, and LVDS	V _{CCE} _	_{GXBL} supply ⁽	34)(35)	Vo	CCE_GXBL SUP	ply	V	CCE_GXBL SUP	ply	V
	1.5 V PCML				0.6	65/0.75/0.8	(41)				V
t _{LTR} ⁽⁴²⁾	_	_	_	10	_	_	10	_	_	10	μs
t _{LTD} ⁽⁴³⁾	_	_	_	4	_	_	4	_	_	4	μs
t _{LTD_manual} (44)	_	_	_	4	_	_	4	_	_	4	μs
t _{LTR_LTD_manual} (45)	_	15	_	_	15	_	_	15	_	_	μs
	'	'	,	'		<u>'</u>	'	'	'	co	ntinued

⁽⁴⁰⁾ The differential eye opening specification at the receiver input pins assumes that you have disabled the Receiver Equalization feature. If you enable the Receiver Equalization feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

The AC coupled $V_{ICM} = 650$ mV for Cyclone V GX and SX in PCIe mode only. The AC coupled $V_{ICM} = 750$ mV for Cyclone V GT and ST in PCIe mode only.

 t_{LTR} is the time required for the receive clock data recovery (CDR) to lock to the input reference clock frequency after coming out of reset.

 t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.

 t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the $rx_is_lockedtodata$ signal goes high when the CDR is functioning in the manual mode.



Symbol/Description	Condition	Transceiv	er Speed G	rade 5 ⁽³⁰⁾	Transce	iver Speed	Grade 6	Transce	iver Speed	Grade 7	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Programmable ppm detector ⁽⁴⁶⁾	_	±62.5, 100, 125, 200, 250, 300, 500, and 1000									ppm
Run length	_	_	_	200	_	_	200	_	_	200	UI
Programmable equalization AC and DC gain	AC gain setting = 0 to 3 (47) DC gain setting = 0 to 1		K, and ST De	evices and C	TLE Respons	Gbps across e at Data Ra X, GT, SX, a	$tes \leq 3.25$ (Sbps across	Supported A		dB

Table 24. Transmitter Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiv	er Speed G	rade 5 ⁽³⁰⁾	Transce	iver Speed	Grade 6	Transcei	iver Speed	Grade 7	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Supported I/O standards					1.5 V	PCML					
Data rate	_	614	_	5000/614 4 ⁽³⁵⁾	614	_	3125	614	_	2500	Mbps
V _{OCM} (AC coupled)	_	_	650	_	_	650	_	_	650	_	mV
Differential on-chip	85-Ω setting	_	85	_	_	85	_	_	85	_	Ω
termination resistors	100-Ω setting	_	100	_	_	100	_	_	100	_	Ω
	120-Ω setting	_	120	_	_	120	_	_	120	_	Ω
	150-Ω setting	_	150	_	_	150	_	_	150	_	Ω
		•				•	•			co	ntinued

⁽⁴⁷⁾ The Intel Quartus Prime software allows AC gain setting = 3 for design with data rate between 614 Mbps and 1.25 Gbps only.



 $^{^{(45)}}$ $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.

 $^{^{(46)}}$ The rate matcher supports only up to ± 300 parts per million (ppm).



Symbol/Description	Condition	Transceiv	er Speed G	rade 5 ⁽³⁰⁾	Transce	iver Speed	Grade 6	Transcei	ver Speed	Grade 7	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Intra-differential pair skew	TX V _{CM} = 0.65 V and slew rate of 15 ps	_	_	15	_	_	15	_	_	15	ps
Intra-transceiver block transmitter channel-to- channel skew	×6 PMA bonded mode	_	_	180	_	_	180	_	_	180	ps
Inter-transceiver block transmitter channel-to- channel skew	×N PMA bonded mode	_	_	500	_	_	500	-	_	500	ps

Table 25. CMU PLL Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾		Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Supported data range	_	614	_	5000/614 4 ⁽³⁵⁾	614	_	3125	614	_	2500	Mbps
fPLL supported data range	_	614	_	3125	614	_	3125	614	_	2500	Mbps

Table 26. Transceiver-FPGA Fabric Interface Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾		Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Interface speed (single- width mode)	_	25	_	187.5	25	_	187.5	25	_	163.84	MHz
Interface speed (double- width mode)	_	25	_	163.84	25	_	163.84	25	_	156.25	MHz

Related Information

- CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain on page 32
- CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain on page 33
- PCIe Supported Configurations and Placement Guidelines

Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices which require full compliance to the PCIe Gen2 transmit jitter specification.






• 6.144-Gbps Support Capability in Cyclone V GT Devices
Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps.



CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain


Figure 3. Continuous Time-Linear Equalizer (CTLE) Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V GX, GT, SX, and ST Devices





CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain

Figure 4. CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V GX, GT, SX, and ST Devices







Typical TX V_{OD} Setting for Cyclone V Transceiver Channels with termination of 100 Ω

Table 27. Typical TX V_{OD} Setting for Cyclone V Transceiver Channels with termination of 100 Ω

Symbol	V _{OD} Setting ⁽⁴⁸⁾	V _{OD} Value (mV)	V _{OD} Setting ⁽⁴⁸⁾	V _{OD} Value (mV)	
OD differential peak-to-peak typical	6(49)	120	34	680	
	7 ⁽⁴⁹⁾	140	35	700	
	8(49)	160	36	720	
	9	180	37	740	
	10	200	38	760	
	11	220	39	780 800	
	12	240	40		
	13	260	41	820	
	14	280	42	840	
	15	300	43	860	
	16	320	44	880	
	17	340	45	900	
	18	360	46	920	
	19	380	47	940	
	20	400	48	960	
	21	420	49	980	
	22	440	50	1000	
	23	460	51	1020	
	24	480	52	1040	
		•		continu	

⁽⁴⁸⁾ Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.



⁽⁴⁹⁾ Only valid for data rates \leq 5 Gbps.



Symbol	V _{OD} Setting ⁽⁴⁸⁾	V _{OD} Value (mV)	V _{OD} Setting ⁽⁴⁸⁾	V _{OD} Value (mV)	
	25	500	53	1060	
	26	520	54	1080	
	27	540	55	1100	
	28	560	56	1120	
	29	580	57	1140	
	30	600	58	1160	
	31	620	59	1180	
	32	640	60	1200	
	33	660			

Transmitter Pre-Emphasis Levels

The following table lists the simulation data on the transmitter pre-emphasis levels in dB for the first post tap under the following conditions:

- Low-frequency data pattern—five 1s and five 0s
- Data rate—2.5 Gbps

The levels listed are a representation of possible pre-emphasis levels under the specified conditions only and the pre-emphasis levels may change with data pattern and data rate.

Cyclone V devices only support 1st post tap pre-emphasis with the following conditions:

- The 1st post tap pre-emphasis settings must satisfy $|B| + |C| \le 60$ where $|B| = V_{OD}$ setting with termination value, $R_{TERM} = 100 \Omega$ and |C| = 1st post tap pre-emphasis setting.
- |B| |C| > 5 for data rates < 5 Gbps and |B| |C| > 8.25 for data rates > 5 Gbps.
- $(V_{MAX}/V_{MIN} 1)\% < 600\%$, where $V_{MAX} = |B| + |C|$ and $V_{MIN} = |B| |C|$.

⁽⁴⁸⁾ Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.





Exceptions for PCIe Gen2 design:

- V_{OD} setting = 50 and pre-emphasis setting = 22 are allowed for PCIe Gen2 design with transmit de-emphasis -6dB setting (pipe_txdeemp = 1'b0) using Intel PCIe Hard IP and PIPE IP cores.
- V_{OD} setting = 50 and pre-emphasis setting = 12 are allowed for PCIe Gen2 design with transmit de-emphasis -3.5dB setting (pipe_txdeemp = 1'b1) using Intel PCIe Hard IP and PIPE IP cores.

For example, when $V_{OD} = 800$ mV, the corresponding V_{OD} value setting is 40. The following conditions show that the 1st post tap pre-emphasis setting = 2 is valid:

- $|B| + |C| \le 60 \rightarrow 40 + 2 = 42$
- $|B| |C| > 5 \rightarrow 40 2 = 38$
- $(V_{MAX}/V_{MIN} 1)\% < 600\% \rightarrow (42/38 1)\% = 10.52\%$

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Cyclone V HSSI HSPICE models.

Table 28. Transmitter Pre-Emphasis Levels for Cyclone V Devices

Intel Quartus Prime 1st			Intel Qu	uartus Prime V _{OD}	Setting			Unit
Post Tap Pre-Emphasis Setting	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	
0	0	0	0	0	0	0	0	dB
1	1.97	0.88	0.43	0.32	0.24	0.19	0.13	dB
2	3.58	1.67	0.95	0.76	0.61	0.5	0.41	dB
3	5.35	2.48	1.49	1.2	1	0.83	0.69	dB
4	7.27	3.31	2	1.63	1.36	1.14	0.96	dB
5	_	4.19	2.55	2.1	1.76	1.49	1.26	dB
6	_	5.08	3.11	2.56	2.17	1.83	1.56	dB
7	_	5.99	3.71	3.06	2.58	2.18	1.87	dB
8	_	6.92	4.22	3.47	2.93	2.48	2.11	dB
9	_	7.92	4.86	4	3.38	2.87	2.46	dB
10	_	9.04	5.46	4.51	3.79	3.23	2.77	dB
								continued



Intel Quartus Prime 1st			Intel Qu	uartus Prime V _{OD}	Setting			Unit
Post Tap Pre-Emphasis Setting	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	
11	_	10.2	6.09	5.01	4.23	3.61	_	dB
12	_	11.56	6.74	5.51	4.68	3.97	_	dB
13	_	12.9	7.44	6.1	5.12	4.36	_	dB
14	_	14.44	8.12	6.64	5.57	4.76	_	dB
15	_	_	8.87	7.21	6.06	5.14	_	dB
16	_	_	9.56	7.73	6.49	_	_	dB
17	_	_	10.43	8.39	7.02	_	_	dB
18	_	_	11.23	9.03	7.52	_	_	dB
19	_	_	12.18	9.7	8.02	_	_	dB
20	_	_	13.17	10.34	8.59	_	_	dB
21	_	_	14.2	11.1	_	_	_	dB
22	_	_	15.38	11.87	_	_	_	dB
23	_	_	_	12.67	_	_	_	dB
24	_	_	_	13.48	_	_	_	dB
25	_	_	_	14.37	_	_	_	dB
26	_	_	_	_	_	_	_	dB
27	_	_	_	_	_	_	_	dB
28	_	_	_	_	_	_	_	dB
29	_	_	_	_	_	_	_	dB
30	_	_	_	_	_	_	_	dB
31	_	_	_	_	_	_	_	dB

SPICE Models for Intel Devices

Provides the Cyclone V HSSI HSPICE models.





Transceiver Compliance Specification

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Cyclone V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Intel Sales Representative.

Table 29. Transceiver Compliance Specification for All Supported Protocol for Cyclone V GX, GT, SX, and ST Devices

Protocol	Sub-protocol	Data Rate (Mbps)
PCIe	PCIe Gen1	2,500
	PCIe Gen2 ⁽⁵⁰⁾	5,000
	PCIe Cable	2,500
XAUI	XAUI 2135	3,125
Serial RapidIO® (SRIO)	SRIO 1250 SR	1,250
	SRIO 1250 LR	1,250
	SRIO 2500 SR	2,500
	SRIO 2500 LR	2,500
	SRIO 3125 SR	3,125
	SRIO 3125 LR	3,125
	SRIO 5000 SR	5,000
	SRIO 5000 MR	5,000
	SRIO 5000 LR	5,000
Common Public Radio Interface (CPRI)	CPRI E6LV	614.4
	CPRI E6HV	614.4
	CPRI E6LVII	614.4
		continued

⁽⁵⁰⁾ For PCIe Gen2 sub-protocol, Intel recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems which ensure full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.





Protocol	Sub-protocol	Data Rate (Mbps)
	CPRI E12LV	1,228.8
	CPRI E12HV	1,228.8
	CPRI E12LVII	1,228.8
	CPRI E24LV	2,457.6
	CPRI E24LVII	2,457.6
	CPRI E30LV	3,072
	CPRI E30LVII	3,072
	CPRI E48LVII ⁽⁵¹⁾	4,915.2
	CPRI E60LVII ⁽⁵¹⁾	6,144
Gbps Ethernet (GbE)	GbE 1250	1,250
OBSAI	OBSAI 768	768
	OBSAI 1536	1,536
	OBSAI 3072	3,072
Serial digital interface (SDI)	SDI 270 SD	270
	SDI 1485 HD	1,485
	SDI 2970 3G	2,970
VbyOne	VbyOne 3750	3,750
HiGig+	HIGIG 3750	3,750

PCIe Supported Configurations and Placement Guidelines

Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices which require full compliance to the PCIe Gen2 transmit jitter specification.



⁽⁵¹⁾ For CPRI E48LVII and E60LVII, Intel recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.



• 6.144-Gbps Support Capability in Cyclone V GT Devices

Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps.

Core Performance Specifications

Clock Tree Specifications

Table 30. Clock Tree Specifications for Cyclone V Devices

Parameter		Unit		
	-C6	-C7, -I7	-C7, -I7 -C8, -A7	
Global clock and Regional clock	550	550	460	MHz
Peripheral clock	155	155	155	MHz

PLL Specifications

Table 31. PLL Specifications for Cyclone V Devices

This table lists the Cyclone V PLL block specifications. Cyclone V PLL block does not include HPS PLL.

Symbol	Parameter	Condition	Min	Тур	Max	Unit		
f _{IN}	Input clock frequency	-C6 speed grade	5	_	670 ⁽⁵²⁾	MHz		
		-C7, -I7 speed grades	5	-	622 ⁽⁵²⁾	MHz		
		-C8, -A7 speed grades	5	_	500 ⁽⁵²⁾	MHz		
f _{INPFD}	Integer input clock frequency to the phase frequency detector (PFD)	_	5	_	325	MHz		
f _{FINPFD}	Fractional input clock frequency to the PFD	_	50	-	160	MHz		
	continued							

⁽⁵²⁾ This specification is limited in the Intel Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.





Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{VCO} ⁽⁵³⁾	PLL voltage-controlled oscillator (VCO) operating range	-C6, -C7, -I7 speed grades	600	_	1600	MHz
		-C8, -A7 speed grades	600	-	1300	MHz
t _{EINDUTY}	Input clock or external feedback clock input duty cycle	_	40	_	60	%
f _{оит}	Output frequency for internal global or regional clock	-C6, -C7, -I7 speed grades	_	_	550 ⁽⁵⁴⁾	MHz
		-C8, -A7 speed grades	_	_	460 ⁽⁵⁴⁾	MHz
f _{OUT_EXT}	Output frequency for external clock output	-C6, -C7, -I7 speed grades	_	_	667 ⁽⁵⁴⁾	MHz
		-C8, -A7 speed grades	_	_	533 ⁽⁵⁴⁾	MHz
toutduty	Duty cycle for external clock output (when set to 50%)	_	45	50	55	%
t _{FCOMP}	External feedback clock compensation time	_	_	-	10	ns
t _{DYCONFIGCLK}	Dynamic configuration clock for mgmt_clk and scanclk	_	_	_	100	MHz
t _{LOCK}	Time required to lock from end-of-device configuration or deassertion of areset	_	_	_	1	ms
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	-	_	_	1	ms
f _{CLBW}	PLL closed-loop bandwidth	Low	_	0.3	_	MHz
		Medium	_	1.5	_	MHz
		High ⁽⁵⁵⁾	-	4	_	MHz
	·			•	•	continued

 $^{^{(53)}}$ The VCO frequency reported by the Intel Quartus Prime software takes into consideration the VCO post divider value. Therefore, if the VCO post divider value is 2, the frequency reported can be lower than the f_{VCO} specification.

 $^{^{(54)}}$ This specification is limited by the lower of the two: I/O f_{MAX} or F_{OUT} of the PLL.

⁽⁵⁵⁾ High bandwidth PLL settings are not supported in external feedback mode.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
t _{PLL_PSERR}	Accuracy of PLL phase shift	_	_	_	±50	ps
t _{ARESET}	Minimum pulse width on the areset signal	_	10	_	_	ns
t _{INCCJ} (56)(57)	Input clock cycle-to-cycle jitter	F _{REF} ≥ 100 MHz	_	_	0.15	UI (p-p)
		F _{REF} < 100 MHz	_	_	±750	ps (p-p)
t _{OUTP3_DC} (58)	Period jitter for dedicated clock output in	F _{OUT} ≥ 100 MHz	_	_	300	ps (p-p)
	integer PLL	F _{OUT} < 100 MHz	_	_	30	mUI (p-p)
t _{FOUTPJ_DC} (58)	Period jitter for dedicated clock output in	F _{OUT} ≥ 100 MHz	_	_	425 ⁽⁶¹⁾ , 300 ⁽⁵⁹⁾	ps (p-p)
	fractional PLL	F _{OUT} < 100 MHz	_	_	42.5 ⁽⁶¹⁾ , 30 ⁽⁵⁹⁾	mUI (p-p)
t _{OUTCCJ_DC} (58)	Cycle-to-cycle jitter for dedicated clock output	F _{OUT} ≥ 100 MHz	_	_	300	ps (p-p)
	in integer PLL	F _{OUT} < 100 MHz	_	_	30	mUI (p-p)
t _{FOUTCCJ_DC} (58)	Cycle-to-cycle jitter for dedicated clock output	F _{OUT} ≥ 100 MHz	_	_	425 ⁽⁶¹⁾ , 300 ⁽⁵⁹⁾	ps (p-p)
	in fractional PLL	F _{OUT} < 100 MHz	_	_	42.5 ⁽⁶¹⁾ , 30 ⁽⁵⁹⁾	mUI (p-p)
t _{OUTPJ_IO} (58)(60)	Period jitter for clock output on a regular I/O	F _{OUT} ≥ 100 MHz	_	_	650	ps (p-p)
	in integer PLL	F _{OUT} < 100 MHz	_	_	65	mUI (p-p)
			<u> </u>			continued

⁽⁵⁶⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

⁽⁵⁷⁾ F_{REF} is f_{IN}/N , specification applies when N=1.

Peak-to-peak jitter with a probability level of 10^{-12} (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in *Memory Output Clock Jitter Specification for Cyclone V Devices* table.

⁽⁵⁹⁾ This specification only covers fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.

⁽⁶⁰⁾ External memory interface clock output jitter specifications use a different measurement method, which are available in *Memory Output Clock Jitter Specification for Cyclone V Devices* table.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
t _{FOUTPJ_IO} (58)(60)(61)	Period jitter for clock output on a regular I/O	F _{OUT} ≥ 100 MHz	_	-	650	ps (p-p)
	in fractional PLL	F _{OUT} < 100 MHz	_	_	65	mUI (p-p)
t _{OUTCCJ_IO} (58)(60)	Cycle-to-cycle jitter for clock output on	F _{OUT} ≥ 100 MHz	_	_	650	ps (p-p)
	regular I/O in integer PLL	F _{OUT} < 100 MHz	_	_	65	mUI (p-p)
t _{FOUTCCJ_IO} (58)(60)(61)	Cycle-to-cycle jitter for clock output on	F _{OUT} ≥ 100 MHz	_	_	650	ps (p-p)
	regular I/O in fractional PLL	F _{OUT} < 100 MHz	_	_	65	mUI (p-p)
t _{CASC_OUTPJ_DC} (58)(62)	Period jitter for dedicated clock output in cascaded PLLs	F _{OUT} ≥ 100 MHz	_	_	300	ps (p-p)
	Cascaded PLLS	F _{OUT} < 100 MHz	_	_	30	mUI (p-p)
t _{DRIFT}	Frequency drift after PFDENA is disabled for a duration of 100 μs	_	_	_	±10	%
dK _{BIT}	Bit number of Delta Sigma Modulator (DSM)	_	8	24	32	Bits
k _{VALUE}	Numerator of fraction	_	128	8388608	2147483648	_
f _{RES}	Resolution of VCO frequency	f _{INPFD} = 100 MHz	390625	5.96	0.023	Hz

Memory Output Clock Jitter Specifications on page 49

Provides more information about the external memory interface clock output jitter specifications.

[•] Downstream PLL: Downstream PLL BW > 2 MHz



 $^{^{(61)}}$ This specification only covers fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.05–0.95 must be \geq 1000 MHz.

⁽⁶²⁾ The cascaded PLL specification is only applicable with the following conditions:

[•] Upstream PLL: 0.59 MHz ≤ Upstream PLL BW < 1 MHz



DSP Block Performance Specifications

Table 32. DSP Block Performance Specifications for Cyclone V Devices

	Mode		Performance		Unit
		-C6	-C7, -I7	-C8, -A7	
Modes using One DSP Block	Independent 9 × 9 multiplication	340	300	260	MHz
	Independent 18 × 19 multiplication	287	250	200	MHz
	Independent 18 × 18 multiplication	287	250	200	MHz
	Independent 27 × 27 multiplication	250	200	160	MHz
	Independent 18 × 25 multiplication	310	250	200	MHz
	Independent 20 × 24 multiplication	310	250	200	MHz
	Two 18 × 19 multiplier adder mode	310	250	200	MHz
	18 × 18 multiplier added summed with 36-bit input	310	250	200	MHz
Modes using Two DSP Blocks	Complex 18 × 19 multiplication	310	250	200	MHz

Memory Block Performance Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to 50% output duty cycle. Use the Intel Quartus Prime software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in f_{MAX} .

Table 33. Memory Block Performance Specifications for Cyclone V Devices

Memory	Mode	Resources Used		Performance			Unit
		ALUTs	Memory	-C6	-C7, -I7	-C8, -A7	
MLAB	Single port, all supported widths	0	1	420	350	300	MHz
	Simple dual-port, all supported widths	0	1	420	350	300	MHz
	Simple dual-port with read and write at the same address	0	1	340	290	240	MHz
	,		'				continued



Memory	Mode	Resources Used Performance			Unit		
		ALUTs	Memory	-C6	-C7, -I7	-C8, -A7	
	ROM, all supported width	0	1	420	350	300	MHz
M10K Block	Single-port, all supported widths	0	1	315	275	240	MHz
	Simple dual-port, all supported widths	0	1	315	275	240	MHz
	Simple dual-port with the read-during-write option set to Old Data , all supported widths	0	1	275	240	180	MHz
	True dual port, all supported widths	0	1	315	275	240	MHz
	ROM, all supported widths	0	1	315	275	240	MHz

Periphery Performance

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.



High-Speed I/O Specifications

Table 34. High-Speed I/O Specifications for Cyclone V Devices

When J = 1 or 2, bypass the serializer/deserializer (SERDES) block.

For LVDS applications, you must use the PLLs in integer PLL mode. This is achieved by using the LVDS clock network.

The Cyclone V devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 360 Mbps
- True mini-LVDS output standard with data rates of up to 400 Mbps

	Symbol	Condition		-C6			-C7, -I7			-C8, -A7		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK_in} (input clo Standards	ck frequency) True Differential I/O	Clock boost factor W = 1 to 40 ⁽⁶³⁾	5	_	437.5	5	_	420	5	_	320	MHz
f _{HSCLK_in} (input clock frequency) Single-Ended I/O Standards		Clock boost factor $W = 1$ to $40^{(63)}$	5	_	320	5	_	320	5	_	275	MHz
f _{HSCLK_OUT} (output	clock frequency)	_	5	_	420	5	_	370	5	_	320	MHz
		SERDES factor J =4 to 10 ⁽⁶⁴⁾	(65)	_	840	(65)	_	740	(65)	_	640	Mbps
					•		•				cont	inued

⁽⁶⁵⁾ The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.



⁽⁶³⁾ Clock boost factor (W) is the ratio between the input data rate and the input clock rate.

The F_{max} specification is based on the fast clock used for serial data. The interface F_{max} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.



Symbol	Condition		- C6			-C7, -I7			-C8, -A7		Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	SERDES factor J = 1 to 2, uses DDR registers	(65)	_	(66)	(65)	_	(66)	(65)	_	(66)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks- f _{HSDR} (data rate) ⁽⁶⁷⁾	SERDES factor J = 4 to 10	(65)	_	640	(65)	_	640	(65)	_	550	Mbps
Emulated Differential I/O Standards with One External Output Resistor Network - f _{HSDR} (data rate)	SERDES factor J = 4 to 10	(65)	_	170	(65)	_	170	(65)	_	170	Mbps
t _{x Jitter} -True Differential I/O Standards ⁽⁶⁷⁾	Total Jitter for Data Rate, 600 Mbps – 840 Mbps	_	_	350	_	_	380	_	_	500	ps
	Total Jitter for Data Rate < 600Mbps	_	_	0.21	_	_	0.23	_	_	0.30	UI
t _{x Jitter} -Emulated Differential I/O Standards with Three External Output Resistor Networks	Total Jitter for Data Rate < 640Mbps	_	_	500	_	_	500	_	_	500	ps
t _{x Jitter} -Emulated Differential I/O Standards with One External Output Resistor Network	Total Jitter for Data Rate < 640Mbps	_	_	0.15	_	_	0.15	_	_	0.15	UI
t _{DUTY}	TX output clock duty cycle for both True and	45	50	55	45	50	55	45	50	55	%
<u></u>				1		1	'		1	cont	inued

⁽⁶⁶⁾ The maximum ideal data rate is the SERDES factor (J) \times PLL max output frequency (f_{out}), provided you can close the design timing and the signal integrity simulation is clean. You can estimate the achievable maximum data rate by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

⁽⁶⁷⁾ You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.





	Symbol	Condition		-C6			-C7, -I7			-C8, -A7		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		Emulated Differential I/O Standards										
	t _{RISE} and t _{FALL}	True Differential I/O Standards	-	_	200	-	_	200	_	_	200	ps
		Emulated Differential I/O Standards with Three External Output Resistor Networks	_	_	250	_	_	250	_	_	300	ps
		Emulated Differential I/O Standards with One External Output Resistor Network	_	_	300	_	_	300	_	_	300	ps
	TCCS	True Differential I/O Standards	_	_	200	_	_	250	_	_	250	ps
		Emulated Differential I/O Standards with Three External Output Resistor Networks	_	_	300	_	_	300	_	_	300	ps
		Emulated Differential I/O Standards with One External Output Resistor Network	_	_	300	_	_	300	_	_	300	ps
Receiver	f _{HSDR} (data rate)	SERDES factor J =4 to 10 ⁽⁶⁴⁾	(65)	_	875 ⁽⁶⁷⁾	(65)	_	840 ⁽⁶⁷⁾	(65)	_	640 ⁽⁶⁷⁾	Mbps
		SERDES factor J = 1 to 2, uses DDR registers	(65)	_	(66)	(65)	_	(66)	(65)	_	(66)	Mbps
Sampling Wind	dow	_	_	_	350	_	_	350	_	-	350	ps



DLL Frequency Range Specifications

Table 35. DLL Frequency Range Specifications for Cyclone V Devices

Parameter	-C6	-C7, -I7	-C8	Unit
DLL operating frequency range	167 - 400	167 - 400	167 - 333	MHz

DQS Logic Block Specifications

Table 36. DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DOS PSERR}) for Cyclone V Devices

This error specification is the absolute maximum and minimum error.

Number of DQS Delay Buffer	-C6	-C7, -I7	-C8	Unit
2	40	80	80	ps

Memory Output Clock Jitter Specifications

Table 37. Memory Output Clock Jitter Specifications for Cyclone V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.

The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER) 10^{-12} , equivalent to 14 sigma.

Intel recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

Parameter	Clock Network	Symbol	-C6		-C7, -I7		-C8		Unit
			Min	Max	Min	Max	Min	Max	
Clock period jitter	PHYCLK	t _{JIT(per)}	-60	60	-70	70	-70	70	ps
Cycle-to-cycle period jitter	PHYCLK	t _{JIT(cc)}	_	90	_	100	_	100	ps




OCT Calibration Block Specifications

Table 38. OCT Calibration Block Specifications for Cyclone V Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	_	_	20	MHz
T _{OCTCAL}	Number of OCTUSRCLK clock cycles required for $R_{\mbox{\scriptsize S}}$ OCT/ $R_{\mbox{\scriptsize T}}$ OCT calibration	_	1000	_	Cycles
T _{OCTSHIFT}	Number of OCTUSRCLK clock cycles required for OCT code to shift out	_	32	_	Cycles
T _{RS_RT}	Time required between the ${\tt dyn_term_ctrl}$ and oe signal transitions in a bidirectional I/O buffer to dynamically switch between R _S OCT and R _T OCT	_	2.5	_	ns

Figure 5. Timing Diagram for oe and dyn_term_ctrl Signals





Duty Cycle Distortion (DCD) Specifications

Table 39. Worst-Case DCD on Cyclone V I/O Pins

The output DCD cycle only applies to the I/O buffer. It does not cover the system DCD.

Symbol	-0	C6	-C7,	-17	-C8,	Unit	
	Min	Max	Min	Max	Min	Max	
Output Duty Cycle	45	55	45	55	45	55	%

HPS Specifications

This section provides HPS specifications and timing for Cyclone V devices.

For HPS reset, the minimum reset pulse widths for the HPS cold and warm reset signals (HPS_nRST and HPS_nPOR) are six clock cycles of HPS_CLK1.

HPS Clock Performance

Table 40. HPS Clock Performance for Cyclone V Devices

Symbol/Description	-C6	-C7, -I7	-A7	-C8	Unit
mpu_base_clk (microprocessor unit clock)	925	800	700	600	MHz
main_base_clk (L3/L4 interconnect clock)	400	400	350	300	MHz
h2f_user0_clk	100	100	100	100	MHz
h2f_user1_clk	100	100	100	100	MHz
h2f_user2_clk	200	200	160	160	MHz



HPS PLL Specifications

HPS PLL VCO Frequency Range

Table 41. HPS PLL VCO Frequency Range for Cyclone V Devices

Description	Speed Grade	Minimum	Maximum	Unit
VCO range	-C7, -I7, -A7, -C8	320	1,600	MHz
	-C6	320	1,850	MHz

HPS PLL Input Clock Range

The HPS PLL input clock range is 10 – 50 MHz. This clock range applies to both HPS CLK1 and HPS CLK2 inputs.

Related Information

Clock Select, Booting and Configuration chapter

Provides more information about the clock range for different values of clock select (CSEL).

HPS PLL Input Jitter

Use the following equation to determine the maximum input jitter (peak-to-peak) the HPS PLLs can tolerate. The divide value (N) is the value programmed into the denominator field of the VCO register for each PLL. The PLL input reference clock is divided by this value. The range of the denominator is 1 to 64.

Maximum input jitter = Input clock period \times Divide value (N) \times 0.02

Table 42. Examples of Maximum Input Jitter

Input Reference Clock Period	Divide Value (N)	Maximum Jitter	Unit
40 ns	1	0.8	ns
40 ns	2	1.6	ns
40 ns	4	3.2	ns




Quad SPI Flash Timing Characteristics

Table 43. Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Тур	Max	Unit
F _{clk}	SCLK_OUT clock frequency (External clock)	_	_	108	MHz
T _{qspi_clk}	QSPI_CLK clock period (Internal reference clock)	2.32	_	_	ns
T _{dutycycle}	SCLK_OUT duty cycle	45	_	55	%
$T_{dssfrst}$	Output delay QSPI_SS valid before first clock edge	_	1/2 cycle of SCLK_OUT	_	ns
T _{dsslst}	Output delay QSPI_SS valid after last clock edge	-1	_	1	ns
T _{dio}	I/O data output delay	-1	_	1	ns
T_{din_start}	Input data valid start	_	_	$(2 + R_{delay}) \times T_{qspi_clk} - 7.52$ (68)	ns
T_{din_end}	Input data valid end	$(2 + R_{delay}) \times T_{qspi_clk} - 1.21$ (68)	_	_	ns

Figure 6. Quad SPI Flash Timing Diagram

This timing diagram illustrates clock polarity mode 0 and clock phase mode 0.



⁽⁶⁸⁾ R_{delay} is set by programming the register qspiregs.rddatacap. For the SoC EDS software version 13.1 and later, Intel provides automatic Quad SPI calibration in the preloader. For more information about R_{delay}, refer to the *Quad SPI Flash Controller* chapter in the *Cyclone V Hard Processor System Technical Reference Manual*.





Quad SPI Flash Controller Chapter, Cyclone V Hard Processor System Technical Reference Manual Provides more information about R_{delay}.

SPI Timing Characteristics

Table 44. SPI Master Timing Requirements for Cyclone V Devices

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max	Unit
T _{clk}	CLK clock period	16.67	_	ns
T _{su}	SPI Master-in slave-out (MISO) setup time	8.35 ⁽⁶⁹⁾	_	ns
T _h	SPI MISO hold time	1	_	ns
T _{dutycycle}	SPI_CLK duty cycle	45	55	%
T _{dssfrst}	Output delay SPI_SS valid before first clock edge	8	_	ns
T _{dsslst}	Output delay SPI_SS valid after last clock edge	8	_	ns
T _{dio}	Master-out slave-in (MOSI) output delay	-1	1	ns

⁽⁶⁹⁾ This value is based on rx_sample_dly = 1 and spi_m_clk = 120 MHz. spi_m_clk is the internal clock that is used by SPI Master to derive it's SCLK_OUT. These timings are based on rx_sample_dly of 1. This delay can be adjusted as needed to accommodate slower response times from the slave. Note that a delay of 0 is not allowed. The setup time can be used as a reference starting point. It is very crucial to do a calibration to get the correct rx_sample_dly value because each SPI slave device may have different output delay and each application board may have different path delay. For more information about rx_sample_delay, refer to the SPI Controller chapter in the Hard Processor System Technical Reference Manual.





Figure 7. SPI Master Timing Diagram




Table 45. SPI Slave Timing Requirements for Cyclone V Devices


The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max	Unit
T _{clk}	CLK clock period	20	_	ns
T _s	MOSI Setup time	5	_	ns
T _h	MOSI Hold time	5	_	ns
T _{suss}	Setup time SPI_SS valid before first clock edge	8	_	ns
T _{hss}	Hold time SPI_SS valid after last clock edge	8	_	ns
T _d	MISO output delay	_	6	ns





Figure 8. SPI Slave Timing Diagram



SPI Controller, Cyclone V Hard Processor System Technical Reference Manual Provides more information about rx_sample_delay.



SD/MMC Timing Characteristics

Table 46. Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Cyclone V Devices

After power up or cold reset, the Boot ROM uses drvsel = 3 and smplsel = 0 to execute the code. At the same time, the SD/MMC controller enters the Identification Phase followed by the Data Phase. During this time, the value of interface output clock SDMMC_CLK_OUT changes from a maximum of 400 kHz (Identification Phase) up to a maximum of 12.5 MHz (Data Phase), depending on the internal reference clock SDMMC_CLK and the CSEL setting. The value of SDMMC_CLK is based on the external oscillator frequency and has a maximum value of 50 MHz.

After the Boot ROM code exits and control is passed to the preloader, software can adjust the value of drvsel and smplsel via the system manager. drvsel can be set from 1 to 7 and smplsel can be set from 0 to 7. While the preloader is executing, the values for SDMMC_CLK and SDMMC_CLK_OUT increase to a maximum of 200 MHz and 50 MHz respectively.

Symbol	Description	Min	Max	Unit
T _{sdmmc_clk} (internal reference clock)	SDMMC_CLK clock period (Identification mode)	20	_	ns
	SDMMC_CLK clock period (Default speed mode)	5	_	ns
	SDMMC_CLK clock period (High speed mode)	5	_	ns
T _{sdmmc_clk_out} (interface output clock)	SDMMC_CLK_OUT clock period (Identification mode)	2500	_	ns
	SDMMC_CLK_OUT clock period (Default speed mode)	40	_	ns
	SDMMC_CLK_OUT clock period (High speed mode)	20	_	ns
T _{dutycycle}	SDMMC_CLK_OUT duty cycle	45	55	%
T _d	SDMMC_CMD/SDMMC_D output delay	(T _{sdmmc_clk} × drvsel)/2 - 1.23	$(T_{\text{sdmmc_clk}} \times \text{drvsel})/2 + 1.69$	ns
T _{su}	Input setup time	$1.05 - (T_{\text{sdmmc_clk}} \times \text{smplsel})/2$	_	ns
T _h	Input hold time	$(T_{sdmmc_clk} \times smplsel)/2$ (71)	_	ns


 $^{^{(70)}}$ drvsel is the drive clock phase shift select value.

⁽⁷¹⁾ smplsel is the sample clock phase shift select value.









Booting and Configuration Chapter, Cyclone V Hard Processor System Technical Reference Manual Provides more information about CSEL pin settings in the SD/MMC Controller CSEL Pin Settings table.

USB Timing Characteristics


PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.

Table 47. USB Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Тур	Max	Unit
T _{clk}	USB CLK clock period	_	16.67	_	ns
T _d	CLK to USB_STP/USB_DATA[7:0] output delay	4.4	_	11	ns
T _{su}	Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]	2	_	_	ns
T _h	Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]	1	_	_	ns



Figure 10. USB Timing Diagram



Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 48. Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Тур	Max	Unit
T _{clk} (1000Base-T)	TX_CLK clock period	_	8	_	ns
T _{clk} (100Base-T)	TX_CLK clock period	_	40	_	ns
T _{clk} (10Base-T)	TX_CLK clock period	_	400	_	ns
T _{dutycycle}	TX_CLK duty cycle	45	_	55	%
T _d	TX_CLK to TXD/TX_CTL output data delay	-0.85	_	0.15	ns

Figure 11. RGMII TX Timing Diagram








Table 49. RGMII RX Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Тур	Unit
T _{clk} (1000Base-T)	RX_CLK clock period	_	8	ns
T _{clk} (100Base-T)	RX_CLK clock period	_	40	ns
T _{clk} (10Base-T)	RX_CLK clock period	_	400	ns
T _{su}	RX_D/RX_CTL setup time	1	_	ns
T _h	RX_D/RX_CTL hold time	1	_	ns

Figure 12. RGMII RX Timing Diagram





Table 50. Management Data Input/Output (MDIO) Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Тур	Max	Unit
T _{clk}	MDC clock period	_	400	_	ns
T _d	MDC to MDIO output data delay	10	_	20	ns
T _s	Setup time for MDIO data	10	_	_	ns
T _h	Hold time for MDIO data	0	_	_	ns



Figure 13. MDIO Timing Diagram




I²C Timing Characteristics

Table 51. I²C Timing Requirements for Cyclone V Devices

Symbol	Description	Standard Mode		rd Mode Fast Mode		Unit
		Min	Max	Min	Max	
T _{clk}	Serial clock (SCL) clock period	10	_	2.5	_	μs
T _{clkhigh}	SCL high time	4.7	_	0.6	_	μs
T _{clklow}	SCL low time	4	_	1.3	_	μs
T _s	Setup time for serial data line (SDA) data to SCL	0.25	_	0.1	_	μs
T _h	Hold time for SCL to SDA data	0	3.45	0	0.9	μs
T _d	SCL to SDA output data delay	_	0.2	_	0.2	μs
T _{su_start}	Setup time for a repeated start condition	4.7	_	0.6	_	μs
T _{hd_start}	Hold time for a repeated start condition	4	_	0.6	_	μs
T _{su_stop}	Setup time for a stop condition	4	_	0.6	_	μs



Figure 14. I²C Timing Diagram



NAND Timing Characteristics

Table 52. NAND ONFI 1.0 Timing Requirements for Cyclone V Devices

The NAND controller supports Open NAND FLASH Interface (ONFI) 1.0 Mode 5 timing as well as legacy NAND devices. This table lists the requirements for ONFI 1.0 mode 5 timing. The HPS NAND controller can meet this timing by programming the C4 output of the main HPS PLL and timing registers provided in the NAND controller.

Symbol	Description	Min	Max	Unit
T _{wp} (72)	Write enable pulse width	10	_	ns
T _{wh} (72)	Write enable hold time	7	_	ns
T _{rp} ⁽⁷²⁾	Read enable pulse width	10	_	ns
T _{reh} (72)	Read enable hold time	7	_	ns
T _{clesu} (72)	Command latch enable to write enable setup time	10	_	ns
T _{cleh} (72)	Command latch enable to write enable hold time	5	_	ns
T _{cesu} (72)	Chip enable to write enable setup time	15	_	ns
T _{ceh} ⁽⁷²⁾	Chip enable to write enable hold time	5	_	ns
T _{alesu} (72)	Address latch enable to write enable setup time	10	_	ns
T _{aleh} (72)	Address latch enable to write enable hold time	5	_	ns
T _{dsu} ⁽⁷²⁾	Data to write enable setup time	10	_	ns
T _{dh} ⁽⁷²⁾	Data to write enable hold time	5	_	ns
		·		continued

⁽⁷²⁾ Timing of the NAND interface is controlled through the NAND configuration registers.





Symbol	Description	Min	Max	Unit
T _{cea}	Chip enable to data access time	_	25	ns
T _{rea}	Read enable to data access time	_	16	ns
T _{rhz}	Read enable to data high impedance	_	100	ns
T _{rr}	Ready to read enable low	20	_	ns

Figure 15. NAND Command Latch Timing Diagram






Figure 16. NAND Address Latch Timing Diagram






Figure 17. NAND Data Write Timing Diagram







Figure 18. NAND Data Read Timing Diagram



Arm Trace Timing Characteristics

Table 53. Arm Trace Timing Requirements for Cyclone V Devices

Most debugging tools have a mechanism to adjust the capture point of trace data.

Description	Min	Max	Unit
CLK clock period	12.5	_	ns
CLK maximum duty cycle	45	55	%
CLK to D0 -D7 output data delay	-1	1	ns

UART Interface

The maximum UART baud rate is 6.25 megasymbols per second.

GPIO Interface

The minimum detectable general-purpose I/O (GPIO) pulse width is 2 μ s. The pulse width is based on a debounce clock frequency of 1 MHz.



CAN Interface

The maximum controller area network (CAN) data rate is 1 Mbps.

HPS JTAG Timing Specifications

Table 54. HPS JTAG Timing Parameters and Values for Cyclone V Devices

Symbol	Description	Min	Max	Unit
t _{JCP}	TCK clock period	30	_	ns
t _{JCH}	TCK clock high time	14	_	ns
t _{JCL}	TCK clock low time	14	_	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	2	_	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	_	ns
t _{JPH}	JTAG port hold time	5	_	ns
t _{JPCO}	JTAG port clock to output	_	12 ⁽⁷³⁾	ns
t _{JPZX}	JTAG port high impedance to valid output	_	14 ⁽⁷³⁾	ns
t _{JPXZ}	JTAG port valid output to high impedance	_	14 ⁽⁷³⁾	ns

Configuration Specifications

This section provides configuration specifications and timing for Cyclone V devices.

⁽⁷³⁾ A 1-ns adder is required for each V_{CCIO_HPS} voltage step down from 3.0 V. For example, t_{JPCO} = 13 ns if V_{CCIO_HPS} of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.





POR Specifications

Table 55. Fast and Standard POR Delay Specification for Cyclone V Devices

POR Delay	Minimum	Maximum	Unit
Fast	4	12 ⁽⁷⁴⁾	ms
Standard	100	300	ms

Related Information

MSEL Pin Settings

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

FPGA JTAG Configuration Timing

Table 56. FPGA JTAG Timing Parameters and Values for Cyclone V Devices

Symbol	Description	Min	Max	Unit
t _{JCP}	TCK clock period	30, 167 ⁽⁷⁵⁾	_	ns
t _{JCH}	TCK clock high time	14	_	ns
t _{JCL}	TCK clock low time	14	_	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	1	_	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	_	ns
t _{JPH}	JTAG port hold time	5	_	ns
				continued

⁽⁷⁴⁾ The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

⁽⁷⁵⁾ The minimum TCK clock period is 167 ns if V_{CCBAT} is within the range 1.2 V – 1.5 V when you perform the volatile key programming.



Symbol	Description	Min	Max	Unit
t _{JPCO}	JTAG port clock to output	_	11 ⁽⁷⁶⁾	ns
t _{JPZX}	JTAG port high impedance to valid output	_	14 ⁽⁷⁶⁾	ns
t_{JPXZ}	JTAG port valid output to high impedance	_	14 ⁽⁷⁶⁾	ns

FPP Configuration Timing

DCLK-to-DATA[] Ratio (r) for FPP Configuration

Fast passive parallel (FPP) configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP $\times 16$ where the r is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.

Cyclone V devices use additional clock cycles to decrypt and decompress the configuration data. If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio - 1) clock cycles after the last data is latched into the Cyclone V device.

Table 57. DCLK-to-DATA[] Ratio for Cyclone V Devices

The specifications in this table are not applicable to Cyclone V QS package.

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] Ratio (r)
FPP (8-bit wide)	Off	Off	1
	On	Off	1
	Off	On	2
	On	On	2
FPP (16-bit wide)	Off	Off	1
			continued

⁽⁷⁶⁾ A 1-ns adder is required for each VCCIO voltage step down from 3.0 V. For example, tJPCO= 13 ns if VCCIO of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.



Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] Ratio (r)	
	On	Off	2	
	Off	On	4	
	On	On	4	

FPP Configuration Timing when DCLK-to-DATA[] = 1

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP $\times 8$ and FPP $\times 16$. For the respective DCLK-to-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Cyclone V Devices table.

Table 58. FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices

The specifications in this table are not applicable to Cyclone V OS package.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	_	600	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	_	600	ns
t _{CFG}	nCONFIG low pulse width	2	_	μs
t _{STATUS}	nSTATUS low pulse width	268	1506 ⁽⁷⁷⁾	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	_	1506 ⁽⁷⁸⁾	μs
t _{CF2CK} ⁽⁷⁹⁾	nCONFIG high to first rising edge on DCLK	1506	_	μs
t _{ST2CK} ⁽⁷⁹⁾	nSTATUS high to first rising edge of DCLK	2	_	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	0	-	ns
t _{CH}	DCLK high time	0.45 × 1/f _{MAX}	_	s
			•	continued

 $^{^{(77)}}$ You can obtain this value if you do not delay configuration by extending the <code>nCONFIG</code> or the <code>nSTATUS</code> low pulse width.

 $^{^{(79)}}$ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.



 $^{^{(78)}}$ You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.



Symbol	Parameter	Minimum	Maximum	Unit
t _{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	1	s
t _{CLK}	DCLK period	1/f _{MAX}	_	S
f _{MAX}	DCLK frequency (FPP ×8/ ×16)	-	125	MHz
t _{CD2UM}	CONF_DONE high to user mode ⁽⁸⁰⁾	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4× maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times CLKUSR period)$	_	_
T _{init}	Number of clock cycles required for device initialization	8,576	_	Cycles

- FPP Configuration Timing
 Provides the FPP configuration timing waveforms.
- DCLK-to-DATA[] Ratio (r) for FPP Configuration on page 69

FPP Configuration Timing when DCLK-to-DATA[] >1

Table 59. FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices

The specifications in this table are not applicable to Cyclone V QS package.

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	_	600	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	_	600	ns
t _{CFG}	nCONFIG low pulse width	2	_	μs
t _{STATUS}	nSTATUS low pulse width	268	1506 ⁽⁸¹⁾	μs
				continued

⁽⁸⁰⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

 $^{^{(81)}}$ This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.





Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2ST1}	nCONFIG high to nSTATUS high	_	1506 ⁽⁸²⁾	μs
t _{CF2CK} (83)	nCONFIG high to first rising edge on DCLK	1506	_	μs
t _{ST2CK} (83)	nSTATUS high to first rising edge of DCLK	2	_	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	N - 1/f _{DCLK} ⁽⁸⁴⁾	_	S
t _{CH}	DCLK high time	0.45 × 1/f _{MAX}	_	S
t _{CL}	DCLK low time	0.45 × 1/f _{MAX}	_	S
t _{CLK}	DCLK period	1/f _{MAX}	_	S
f _{MAX}	DCLK frequency (FPP ×8/ ×16)	-	125	MHz
t _R	Input rise time	_	40	ns
t _F	Input fall time	_	40	ns
t _{CD2UM}	CONF_DONE high to user mode ⁽⁸⁵⁾	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times CLKUSR period)$	_	_
T _{init}	Number of clock cycles required for device initialization	8,576	_	Cycles

FPP Configuration Timing

Provides the FPP configuration timing waveforms.

⁽⁸⁵⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.



 $^{^{(82)}}$ This value can be obtained if you do not delay configuration by externally holding <code>nSTATUS</code> low.

 $[\]begin{tabular}{l} \begin{tabular}{l} (83) \hline \end{tabular} If $\tt nSTATUS$ is not monitored, follow the t_{CF2CK} specification. \\ \end{tabular}$

 $^{^{(84)}}$ N is the DCLK-to-DATA[] ratio and f_{DCLK} is the DCLK frequency of the system.



Active Serial (AS) Configuration Timing

Table 60. AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices (For Non Cyclone V QS Packages)

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The t_{CF2ST0} , t_{CF2ST0} , t_{CF2ST0} , t_{CF2ST0} , and t_{CF2ST1} timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Cyclone V Devices table. You can obtain the t_{CF2ST1} value if you do not delay configuration by externally holding nSTATUS low.

Symbol	Parameter	Condition	Minimum	Maximum	Unit
t _{CO} ⁽⁸⁶⁾	DCLK falling edge to the AS_DATA[3:0]/ASDO output	_	_	2	ns
t _{SU} ⁽⁸⁷⁾	Data setup time before the falling edge on DCLK	_	1.5	_	ns
t _{DH} (87)	Data hold time after the falling edge on DCLK	-6 speed grade	2.3(88)	_	ns
		-7 or -8 speed grades	2.9 ⁽⁸⁹⁾ /2.7 ⁽⁸⁸⁾	_	ns
t _{CD2UM}	CONF_DONE high to user mode	_	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	_	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	_	t _{CD2CU} + (T _{init} × CLKUSR period)	_	_
T _{init}	Number of clock cycles required for device initialization	_	8,576	_	Cycles

⁽⁸⁹⁾ Specification for the industrial and automotive grade devices.



Load capacitance for DCLK = 6 pF and AS_DATA/ASDO = 8 pF. Intel recommends obtaining the t_{CO} for a given link (including receiver, transmission lines, connectors, termination resistors, and other components) through IBIS or HSPICE simulation.

 $^{^{(87)}}$ To evaluate the data setup (t_{SU}) and data hold time (t_{DH}) slack on your board in order to ensure you are meeting the t_{SU} and t_{DH} requirement, Intel recommends following the guideline in the "Evaluating Data Setup and Hold Timing Slack" chapter in AN822: Intel FPGA Configuration Device Migration Guideline.

⁽⁸⁸⁾ Specification for the commercial grade devices.



Table 61. AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices (For Cyclone V QS Package)

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The t_{CF2ST0} , t_{CF2ST0} , t_{CFG} , t_{STATUS} , and t_{CF2ST1} timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Cyclone V Devices table. You can obtain the t_{CF2ST1} value if you do not delay configuration by externally holding t_{STATUS} low.

Symbol	Parameter	Condition	Minimum	Maximum	Unit
t _{co}	DCLK falling edge to the AS_DATA[3:0]/ASDO output	_	-1.3	0	ns
t _{SU}	Data setup time before the falling edge on DCLK	-	2.9	_	ns
t _{DH}	Data hold time after the falling edge on DCLK	-6 speed grade	0.5 ⁽⁸⁸⁾	_	ns
		-7 or -8 speed grades	1.3 ⁽⁹⁰⁾ /1.1 ⁽⁸⁸⁾	_	ns
t _{CD2UM}	CONF_DONE high to user mode	-	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	-	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	_	t _{CD2CU} + (T _{init} × CLKUSR period)	_	_
T _{init}	Number of clock cycles required for device initialization	_	8,576	_	Cycles

Related Information

- Passive Serial (PS) Configuration Timing on page 75
- AS Configuration Timing
 Provides the AS configuration timing waveform.
- Evaluating Data Setup and Hold Timing Slack chapter, AN822: Intel FPGA Configuration Device Migration Guideline



⁽⁹⁰⁾ Specification for the industrial grade devices.



DCLK Frequency Specification in the AS Configuration Scheme

Table 62. DCLK Frequency Specification in the AS Configuration Scheme

The specifications in this table are applicable to both Cyclone V QS and non QS packages.

This table lists the internal clock frequency specification for the AS configuration scheme. The DCLK frequency specification applies when you use the internal oscillator as the configuration clock source. The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Parameter	Minimum	Typical	Maximum	Unit
DCLK frequency in AS configuration scheme	5.3	7.9	12.5	MHz
	10.6	15.7	25.0	MHz
	21.3	31.4	50.0	MHz
	42.6	62.9	100.0	MHz

Passive Serial (PS) Configuration Timing

Table 63. PS Timing Parameters for Cyclone V Devices

The specifications in this table are not applicable to Cyclone V QS package.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	_	600	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	_	600	ns
t _{CFG}	nCONFIG low pulse width	2	_	μs
t _{STATUS}	nSTATUS low pulse width	268	1506 ⁽⁹¹⁾	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	_	1506 ⁽⁹²⁾	μs
t _{CF2CK} ⁽⁹³⁾	nCONFIG high to first rising edge on DCLK	1506	_	μs
				continued

⁽⁹¹⁾ You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

⁽⁹³⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.



 $^{^{(92)}}$ You can obtain this value if you do not delay configuration by externally holding nSTATUS low.





Symbol	Parameter	Minimum	Maximum	Unit
t _{ST2CK} ⁽⁹³⁾	nSTATUS high to first rising edge of DCLK	2	_	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	0	-	ns
t _{CH}	DCLK high time	0.45 × 1/f _{MAX}	_	S
t _{CL}	DCLK low time	0.45 × 1/f _{MAX}	_	S
t _{CLK}	DCLK period	1/f _{MAX}	_	S
f _{MAX}	DCLK frequency	_	125	MHz
t _{CD2UM}	CONF_DONE high to user mode ⁽⁹⁴⁾	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times CLKUSR period)$	_	_
T _{init}	Number of clock cycles required for device initialization	8,576	_	Cycles

PS Configuration Timing

Provides the PS configuration timing waveform.

⁽⁹⁴⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.





Initialization

Table 64. Initialization Clock Source Option and the Maximum Frequency for Cyclone V Devices

Initialization Clock Source	Configuration Scheme	Maximum Frequency (MHz)	Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, and FPP	12.5	T _{init}
CLKUSR(95)	PS and FPP	125	
	AS	100	
DCLK	PS and FPP	125	

Configuration Files

Table 65. Uncompressed .rbf Sizes for Cyclone V Devices

Use this table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Intel Quartus Prime software. However, for a specific version of the Intel Quartus Prime software, any design targeted for the same device has the same uncompressed configuration file size.

The IOCSR raw binary file (.rbf) size is specifically for the Configuration via Protocol (CvP) feature.

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)	Recommended EPCQ Serial Configuration Device ⁽⁹⁶⁾
Cyclone V E ⁽⁹⁷⁾	A2	21,061,280	275,608	EPCQ64
	A4	21,061,280	275,608	EPCQ64
	A5	33,958,560	322,072	EPCQ128
	A7	56,167,552	435,288	EPCQ128
				continued

⁽⁹⁵⁾ To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Intel Quartus Prime software from the **General** panel of the **Device and Pin Options** dialog box.

⁽⁹⁷⁾ No PCIe hard IP, configuration via protocol (CvP) is not supported in this family.



⁽⁹⁶⁾ The recommended EPCQ serial configuration devices are able to store more than one image.



Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)	Recommended EPCQ Serial Configuration Device ⁽⁹⁶⁾
	А9	102,871,776	400,408	EPCQ256
Cyclone V GX	C3	14,510,912	320,280	EPCQ32
	C4	33,958,560	322,072	EPCQ128
	C5	33,958,560	322,072	EPCQ128
	C7	56,167,552	435,288	EPCQ128
	C9	102,871,776	400,408	EPCQ256
Cyclone V GT	D5	33,958,560	322,072	EPCQ128
	D7	56,167,552	435,288	EPCQ128
	D9	102,871,776	400,408	EPCQ256
Cyclone V SE ⁽⁹⁷⁾	A2	33,958,560	322,072	EPCQ128
	A4	33,958,560	322,072	EPCQ128
	A5	56,057,632	324,888	EPCQ128
	A6	56,057,632	324,888	EPCQ128
Cyclone V SX	C2	33,958,560	322,072	EPCQ128
	C4	33,958,560	322,072	EPCQ128
	C5	56,057,632	324,888	EPCQ128
	C6	56,057,632	324,888	EPCQ128
Cyclone V ST	D5	56,057,632	324,888	EPCQ128
	D6	56,057,632	324,888	EPCQ128



⁽⁹⁶⁾ The recommended EPCQ serial configuration devices are able to store more than one image.



Minimum Configuration Time Estimation

Table 66. Minimum Configuration Time Estimation for Cyclone V Devices

The estimated values are based on the configuration .rbf sizes in *Uncompressed .rbf Sizes for Cyclone V Devices* table.

Variant	Member Code	Active Serial ⁽⁹⁸⁾			Fast Passive Parallel ⁽⁹⁹⁾		
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
Cyclone V E	A2	4	100	53	16	125	11
	A4	4	100	53	16	125	11
	A5	4	100	85	16	125	17
	A7	4	100	140	16	125	28
	A9	4	100	257	16	125	51
Cyclone V GX	C3	4	100	36	16	125	7
	C4	4	100	85	16	125	17
	C5	4	100	85	16	125	17
	C7	4	100	140	16	125	28
	C9	4	100	257	16	125	51
Cyclone V GT	D5	4	100	85	16	125	17
	D7	4	100	140	16	125	28
	D9	4	100	257	16	125	51
Cyclone V SE	A2	4	100	85	16	125	17
	A4	4	100	85	16	125	17
	A5	4	100	140	16	125	28
	A6	4	100	140	16	125	28
	•		•				continued

 $^{^{(98)}}$ DCLK frequency of 100 MHz using external CLKUSR.

⁽⁹⁹⁾ Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.







Variant	Member Code	Active Serial ⁽⁹⁸⁾		Active Serial ⁽⁹⁸⁾ Fast Passive Parallel ⁽⁹⁹⁾			rallel ⁽⁹⁹⁾
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
Cyclone V SX	C2	4	100	85	16	125	17
	C4	4	100	85	16	125	17
	C5	4	100	140	16	125	28
	C6	4	100	140	16	125	28
Cyclone V ST	D5	4	100	140	16	125	28
	D6	4	100	140	16	125	28

Configuration Files on page 77

Remote System Upgrades

Table 67. Remote System Upgrade Circuitry Timing Specifications for Cyclone V Devices

Parameter	Minimum	Unit
t _{RU_nCONFIG} (100)	250	ns
t _{RU_nRSTIMER} (101)	250	ns

⁽¹⁰¹⁾ This is equivalent to strobing the reset timer input of the Remote Update Intel FPGA IP core high for the minimum timing specification.



 $^{^{(98)}\,}$ DCLK frequency of 100 MHz using external CLKUSR.

⁽⁹⁹⁾ Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

⁽¹⁰⁰⁾ This is equivalent to strobing the reconfiguration input of the Remote Update Intel FPGA IP core high for the minimum timing specification.



Remote System Upgrade State Machine
 Provides more information about configuration reset (RU CONFIG) signal.

User Watchdog Timer

Provides more information about reset_timer (RU_nRSTIMER) signal.

User Watchdog Internal Oscillator Frequency Specifications

Table 68. User Watchdog Internal Oscillator Frequency Specifications for Cyclone V Devices

Parameter	Minimum	Typical	Maximum	Unit
User watchdog internal oscillator frequency	5.3	7.9	12.5	MHz

I/O Timing

Intel offers two ways to determine I/O timing—the Excel-based I/O timing and the Intel Quartus Prime Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Intel Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

Related Information

Cyclone V I/O Timing Spreadsheet

Provides the Cyclone V Excel-based I/O timing spreadsheet.



Programmable IOE Delay

Table 69. I/O element (IOE) Programmable Delay for Cyclone V Devices

Parameter ⁽¹⁰² Available		Fast Model		Slow Model				Unit		
,	Settings Offset ⁽¹⁰³⁾	Industrial	Commercial	-C6	-C7	-C8	-17	-A7		
D1	32	0	0.508	0.517	0.971	1.187	1.194	1.179	1.160	ns
D3	8	0	1.761	1.793	3.291	4.022	3.961	3.999	3.929	ns
D4	32	0	0.510	0.519	1.180	1.187	1.195	1.180	1.160	ns
D5	32	0	0.508	0.517	0.970	1.186	1.194	1.179	1.179	ns

Programmable Output Buffer Delay

Table 70. Programmable Output Buffer Delay for Cyclone V Devices

This table lists the delay chain settings that control the rising and falling edge delays of the output buffer.

You can set the programmable output buffer delay in the Intel Quartus Prime software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.

Symbol	Parameter	Typical	Unit
D _{OUTBUF}	Rising and/or falling edge delay	0 (default)	ps
		50	ps
		100	ps
		150	ps




⁽¹⁰²⁾ You can set this value in the Intel Quartus Prime software by selecting **D1**, **D3**, **D4**, and **D5** in the **Assignment Name** column of **Assignment Editor**.

⁽¹⁰³⁾ Minimum offset does not include the intrinsic delay.




Glossary

Table 71. Glossary










Term	Definition
	TMS
	TDI X
	$t_{JCP} \longrightarrow t_{JCL} \longrightarrow t_{JPSU} \longrightarrow t_{JPH}$
	TDO t _{JPCO} t _{JPXZ}
PLL specifications	Diagram of PLL specifications
	continued







Term			Definition		
Single-ended voltage referenced I/O standard	The JEDEC standard for the SSTL and HS levels at which the receiver must meet it the receiver is unambiguously defined. At The new logic state is then maintained as predictable receiver timing in the present Single-Ended Voltage Referenced I/O Sta	s timing spe fter the rece s long as the ce of input v	cifications. The DC value eiver input has crossed the e input stays beyond the	s indicate the vo e AC value, the i	tage levels at which the final logic state of receiver changes to the new logic state.
					V _{ccio}
	V _{OH}				V _{IH} (AC)
		\	.,		V _{IH(DC)}
			V_{REF}		V _{IL(DC)}
					V _{IL(AC)}
	V _{0L}				
					V _{SS}
t _C	High-speed receiver/transmitter input an	d output clo	ck period.		
TCCS (channel-to-channel-skew)	The timing difference between the fastes by the same PLL. The clock is included in	t and slowes the TCCS n	st output edges, including neasurement (refer to the	the t _{CO} variation Timing Diagran	n and clock skew, across channels driven n figure under SW in this table).
t _{DUTY}	High-speed I/O block—Duty cycle on high-speed transmitter output clock.				
t _{FALL}	Signal high-to-low transition time (80–20)%)			
t _{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL	clock input			
					continued



Term	Definition
t _{OUTP3_IO}	Period jitter on the GPIO driven by a PLL
t _{OUTP3_DC}	Period jitter on the dedicated clock output driven by a PLL
t _{RISE}	Signal low-to-high transition time (20–80%)
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(Receiver\ Input\ Clock\ Frequency\ Multiplication\ Factor) = t_C/w)$
V _{CM(DC)}	DC common mode input voltage.
V _{ICM}	Input common mode voltage—The common mode of the differential signal at the receiver.
V _{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
V _{DIF(AC)}	AC differential input voltage—Minimum AC input differential voltage required for switching.
V _{DIF(DC)}	DC differential input voltage— Minimum DC input differential voltage required for switching.
V _{IH}	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
V _{IH(AC)}	High-level AC input voltage
V _{IH(DC)}	High-level DC input voltage
V _{IL}	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
V _{IL(AC)}	Low-level AC input voltage
V _{IL(DC)}	Low-level DC input voltage
V _{OCM}	Output common mode voltage—The common mode of the differential signal at the transmitter.
V _{OD}	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter.
V _{SWING}	Differential input voltage
V _X	Input differential cross point voltage
V _{OX}	Output differential cross point voltage
W	High-speed I/O block—Clock boost factor



Document Revision History for Cyclone V Device Datasheet

Document Version	Changes
2019.11.27	 Updated t_{CO} parameter in the AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices (For Non Cyclone V QS Packages) table. Added active serial (AS) configuration timing for Cyclone V QS package. Added a note to indicate that the specifications are not applicable to Cyclone V QS package in the following tables: DCLK-to-DATA[] Ratio for Cyclone V Devices FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices PS Timing Parameters for Cyclone V Devices Added a note to indicate that the specifications are applicable to both Cyclone V QS and non QS packages in the DCLK Frequency Specification in the AS Configuration Scheme table.
2019.01.25	 Changed "VCO post-scale counter K value" to "VCO post divider value" in the f_{VCO} note in the PLL Specifications for Cyclone V Devices table. Updated the AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices table. Updated t_{DH} specifications. These specifications are applicable to the commercial, industrial, and automotive grade devices. Added note to t_{CO} and t_{SU}.
2018.05.07	 Added description about the low-power option ("L" suffix) for Cyclone V SE and SX devices. Added the Cyclone V Devices Overshoot Duration diagram. Removed the description on SD/MMC interface calibration support in the Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Cyclone V Devices table. This feature is currently supported in the preloader. Removed the note to Cyclone V SE A2 and A4 devices, and Cyclone V SX C2 and C4 devices in the Uncompressed .rbf Sizes for Cyclone V Devices table. These devices are currently supported in the Intel Quartus Prime software. Removed PowerPlay text from tool name. Updated the IP name from ALTREMOTE_UPDATE to Remote Update Intel FPGA IP. Rebranded as Intel. Added the Low Power Variants table and the estimating power consumption steps to the "Cyclone V Device Datasheet" Overview section. Updated the minimum value for t_{DH} to 2.5 for -6 speed grade/2.9 for -7 and -8 speed grade.



Date	Version	Changes
December 2016	2016.12.09	Updated V _{ICM} (AC coupled) specifications for 1.5 V PCML in Receiver Specifications for Cyclone V GX, GT, SX, and ST Devices table.
		Added maximum specification for T _d in Management Data Input/Output (MDIO) Timing Requirements for Cyclone V Devices table.
		Updated T _{init} specifications in the following tables:
		FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices
		 FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices
		 AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices
		PS Timing Parameters for Cyclone V Devices
June 2016	2016.06.10	Changed pin capacitance to maximum values.
		Updated SPI Master Timing Requirements for Cyclone V Devices table.
		 Added T_{su} and T_h specifications.
		 Removed T_{dinmax} specifications.
		Updated SPI Master Timing Diagram.
		• Updated T _{clk} spec from maximum to minimum in I ² C Timing Requirements for Cyclone V Devices table.
December 2015	2015.12.04	Updated Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Cyclone V Devices table.
		 Updated F_{clk}, T_{dutycycle}, and T_{dssfrst} specifications.
		 Added T_{qspi_clk}, T_{din_start}, and T_{din_end} specifications.
		 Removed T_{dinmax} specifications.
		• Updated the minimum specification for T _{clk} to 16.67 ns and removed the maximum specification in SPI Master Timing Requirements for Cyclone V Devices table.
		Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Cyclone V Devices table.
		 Updated T _{clk} to T_{sdmmc_clk_out} symbol.
		 Updated T_{sdmmc_clk_out} and T_d specifications.
		 Added T_{sdmmc_clk}, T_{su}, and T_h specifications.
		 Removed T_{dinmax} specifications.
		Updated the following diagrams:
		Quad SPI Flash Timing Diagram
		 SD/MMC Timing Diagram
		Updated configuration .rbf sizes for Cyclone V devices.
		Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i> .
		continued.



June 2015	2015.06.12	Updated the supported data rates for the following output standards using true LVDS output buffer types in the High- Speed I/O Specifications for Cyclone V Devices table:
		 True RSDS output standard: data rates of up to 360 Mbps True mini-LVDS output standard: data rates of up to 400 Mbps Changed Queued Serial Peripheral Interface (QSPI) to Quad Serial Peripheral Interface (SPI) Flash. Updated T_h location in I²C Timing Diagram. Updated T_{wp} location in NAND Address Latch Timing Diagram. Updated the maximum value for t_{CO} from 4 ns to 2 ns in AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices table. Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices chapter. FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is 1 FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is >1 AS Configuration Timing Waveform PS Configuration Timing Waveform
March 2015	2015.03.31	 Added V_{CC} specifications for devices with internal scrubbing feature (with SC suffix) in Recommended Operating Conditions table. Corrected the unit for t_{DH} from ns to s in FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices table.
January 2015	2015.01.23	 Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps. Updated the note in the following tables: Transceiver Power Supply Operating Conditions for Cyclone V GX, GT, SX, and ST Devices Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices Transceiver Compliance Specification for All Supported Protocol for Cyclone V Devices Updated the description for V_{CC_AUX_SHARED} to "HPS auxiliary power supply". Added a note to state that V_{CC_AUX_SHARED} must be powered by the same source as VCC_AUX for Cyclone V SX C5, C6, D5, and D6 devices, and Cyclone V SE A5 and A6 devices. Updated in the following tables:



Date	Version	Changes
		Added the following notes in the High-Speed I/O Specifications for Cyclone V Devices table: The Cyclone V devices support true RSDS output standard with data rates of up to 230 Mbps using true LVDS output Support of the Cyclone V devices support true RSDS output standard with data rates of up to 230 Mbps using true LVDS output Support of the Cyclone V devices support true RSDS output standard with data rates of up to 230 Mbps using true LVDS output Support of the Cyclone V devices support true RSDS output standard with data rates of up to 230 Mbps using true LVDS output Support of the Cyclone V devices support true RSDS output standard with data rates of up to 230 Mbps using true LVDS output Support of the Cyclone V devices support true RSDS output standard with data rates of up to 230 Mbps using true LVDS output Support of the Cyclone V devices support true RSDS output standard with data rates of up to 230 Mbps using true LVDS output Support of the Cyclone V devices support true RSDS output standard with data rates of up to 230 Mbps using true LVDS output Support of the Cyclone V devices support true RSDS output Support of the Cyclone V devices support true RSDS output Support of the Cyclone V devices support true RSDS output Support of the Cyclone V devices support true RSDS output Support of the Cyclone V devices support true RSDS output Support of the Cyclone V devices support true RSDS output Support of the Cyclone V devices support true RSDS output Support of the Cyclone V devices support true RSDS output Support of the Cyclone V devices support true RSDS output Support of the Cyclone V devices support true RSDS output Support of the Cyclone V devices support true RSDS output Support of true RSDS output
		 buffer types on all I/O banks. The Cyclone V devices support true mini-LVDS output standard with data rates of up to 340 Mbps using true LVDS output buffer types on all I/O banks.
		 Updated HPS Clock Performance main_base_clk specifications from 462 MHz to 400 MHz for -C6 speed grade. Updated HPS PLL VCO maximum frequency to 1,600 MHz (for -C7, -I7, -A7, and -C8 speed grades) and 1,850 MHz (for -C6 speed grades).
		C6 speed grade). • Changed the symbol for HPS PLL input jitter divide value from NR to N. Respect NSC productive for the following tables.
		Removed "Slave select pulse width (Texas Instruments SSP mode)" parameter from the following tables: SPI Master Timing Requirements for Cyclone V Devices
		 SPI Slave Timing Requirements for Cyclone V Devices Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.
		 Added HPS JTAG timing specifications. Updated the configuration .rbf size (bits) for Cyclone V devices.
		Added a note to Uncompressed .rbf Sizes for Cyclone V Devices table: The recommended EPCQ serial configuration devices are able to store more than one image.
July 2014	3.9	Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.
		Added a note in Table 19: Differential inputs are powered by V _{CCPD} which requires 2.5 V.
		Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20.
		Updated h2f_user2_clk specification for -C6, -C7, and -I7 speed grades in Table 34.
		Updated description in "HPS PLL Specifications" section.
		Updated VCO range maximum specification in Table 35.
		Updated T _d and T _h specifications in Table 41.
		Added T _h specification in Table 43 and Figure 10.
		Updated a note in Figure 17, Figure 18, and Figure 20 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
		Removed "Remote update only in AS mode" specification in Table 54.
		Added DCLK device initialization clock source specification in Table 56.
		Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature.
		Added "Recommended EPCQ Serial Configuration Device" values in Table 57.
		Removed f _{MAX_RU_CLK} specification in Table 59.
		continued



Date	Version	Changes
February 2014	3.8	Updated V _{CCRSTCLK_HPS} maximum specification in Table 1. Added V _{CC_AUX_SHARED} specification in Table 1.
December 2013	3.7	 Updated Table 1, Table 3, Table 19, Table 20, Table 23, Table 25, Table 27, Table 34, Table 44, Table 51, Table 52, Table 55, and Table 61. Removed Preliminary tags for Table 1, Table 2, Table 3, Table 4, Table 5, Table 6, Table 7, Table 9, Table 12, Table 13, Table 14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, Table 24, Table 25, Table 26, Table 27, Table 28, Table 32, Table 33, Table 49, Table 50, Table 51, Table 52, Table 53, Table 54, Table 55, Table 57, Table 58, Table 59, Table 60, and Table 62.
November 2013	3.6	Updated Table 23, Table 30, and Table 31.
October 2013	3.5	 Added "HPS PLL Specifications". Added Table 23, Table 35, and Table 36. Updated Table 1, Table 5, Table 11, Table 19, Table 20, Table 21, Table 22, Table 25, Table 28, Table 34, Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, and Table 53. Updated Figure 1, Figure 2, Figure 4, Figure 10, Figure 12, Figure 13, and Figure 16. Removed table: GPIO Pulse Width for Cyclone V Devices.
June 2013	3.4	 Updated Table 20, Table 27, and Table 34. Updated "UART Interface" and "CAN Interface" sections. Removed the following tables: — Table 45: UART Baud Rate for Cyclone V Devices — Table 47: CAN Pulse Width for Cyclone V Devices
May 2013	3.3	 Added Table 33. Updated Figure 5, Figure 6, Figure 17, Figure 19, and Figure 20. Updated Table 1, Table 4, Table 5, Table 10, Table 13, Table 19, Table 20, Table 26, Table 32, Table 35, Table 36, Table 43, Table 53, Table 54, Table 57, and Table 61.
March 2013	3.2	 Added HPS reset information in the "HPS Specifications" section. Added Table 57. Updated Table 1, Table 2, Table 17, Table 20, Table 52, and Table 56. Updated Figure 18.
January 2013	3.1	Updated Table 4, Table 20, and Table 56.
		continued



Date	Version	Changes
November 2012	3.0	Updated Table 1, Table 4, Table 5, Table 9, Table 14, Table 16, Table 17, Table 19, Table 20, Table 25, Table 28, Table 52, Table 55, Table 56, and Table 59.
		Removed table: Transceiver Block Jitter Specifications for Cyclone V GX Devices.
		Added HPS information:
		 Added "HPS Specifications" section.
		 Added Table 33, Table 34, Table 35, Table 36, Table 37, Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, and Table 46.
		 Added Figure 4, Figure 5, Figure 6, Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13, Figure 14, Figure 15, and Figure 16.
		 Updated Table 3.
June 2012	2.0	Updated for the Quartus Prime software v12.0 release:
		Restructured document.
		Removed "Power Consumption" section.
		• Updated Table 1, Table 3, Table 19, Table 20, Table 25, Table 27, Table 28, Table 30, Table 31, Table 34, Table 36, Table 37, Table 38, Table 39, Table 41, Table 43, and Table 46.
		Added Table 22, Table 23, and Table 29.
		Added Figure 1 and Figure 2.
		Added "Initialization" and "Configuration Files" sections.
February 2012	1.2	Added automotive speed grade information.
		Added Figure 2–1.
		• Updated Table 2–3, Table 2–8, Table 2–9, Table 2–19, Table 2–20, Table 2–21, Table 2–22, Table 2–23, Table 2–24, Table 2–25, Table 2–26, Table 2–27, Table 2–28, Table 2–30, Table 2–35, and Table 2–43.
		Minor text edits.
November 2011	1.1	Added Table 2–5.
		• Updated Table 2–3, Table 2–4, Table 2–11, Table 2–13, Table 2–20, and Table 2–21.
October 2011	1.0	Initial release.



THE DATASHEET OF FPGA

<u>+00852-56412601</u> <u>(\$\square\$ +00852-56412601</u>

Ounit B, 13/F, Shing Lee Commercial Building No.8 Wing Kut Street, Central HK