

THE DATASHEET OF FPGA



<u>Unit B, 13/F, Shing Lee Commercial Building</u> <u>No.8 Wing Kut Street, Central HK</u>



MII51006-1.6

Software

MAX® II devices are supported by the Altera® Quartus® II design software with new, optional MAX+PLUS[®] II look and feel, which provides HDL and schematic design entry, compilation and logic synthesis, full simulation and advanced timing analysis, and device programming. Refer to the Design Software Selector Guide for more details about the Quartus II software features.

6. Reference and Ordering Information


The Quartus II software supports the Windows XP/2000/NT, Sun Solaris, Linux Red Hat v8.0, and HP-UX operating systems. It also supports seamless integration with industry-leading EDA tools through the NativeLink interface.


Device Pin-Outs

Printed device pin-outs for MAX II devices are available on the Altera website (www.altera.com).

Ordering Information

Figure 6–1 describes the ordering codes for MAX II devices. For more information about a specific package, refer to the Package Information chapter in the MAX II Device Handbook.





Number of pins for a particular package

Referenced Documents

This chapter references the following document:

Package Information chapter in the MAX II Device Handbook

Document Revision History

Table 6–1 shows the revision history for this chapter.

| Table 6–1. Document Revision History |
|--|
|--|

| Date and Revision | Changes Made | Summary of Changes |
|-------------------------------|--|--|
| August 2009, version 1.6 | ■ Updated Figure 6–1. | Added information for speed grade –8 |
| October 2008, version 1.5 | Updated New Document Format. | — |
| December 2007, version 1.4 | Added "Referenced Documents" section. Updated Figure 6–1. | Updated document with MAX IIZ information. |
| December 2006, version 1.3 | Added document revision history. | _ |
| October 2006, version 1.2 | Updated Figure 6-1. | — |
| June 2005, version 1.1 | Removed Dual Marking section. | — |

6–2



THE DATASHEET OF FPGA



<u>Unit B, 13/F, Shing Lee Commercial Building</u> <u>No.8 Wing Kut Street, Central HK</u>